

AD-A052 230 ARINC RESEARCH CORP SANTA ANA CALIF F/G 19/8
LOADING ANALYSIS OF CONTROL GROUP CMOS ICS IN TORPEDO MK 46 MOD--ETC(U)
DEC 77 R GELLNER, J WEISEL N00123-76-C-0797
UNCLASSIFIED W77-1640-TN03 NL

UNCLASSIFIED

W77-1640-TN03

NL

1 OF 2
AD
AO5223C



AD No.
DDC FILE COPY

ADA 052230

TECHNICAL NOTE

LOADING ANALYSIS OF
CONTROL GROUP CMOS ICs IN
TORPEDO MK 46 MOD 5 (NEARTIP)

December 1977

Prepared for

NAVAL OCEAN SYSTEMS CENTER
San Diego, California 92152

Under Contract N00123-76-C-0797



Publication W77-1640-TN03

 **ARINC** RESEARCH CORPORATION

P.O. Box 1375/Santa Ana, Calif.

This document has been approved
for public release and sale; its
distribution is unlimited.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER W77-1640-TN03	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) LOADING ANALYSIS OF CONTROL GROUP CMOS ICs IN TORPEDO MK 46 MOD 5 (NEARTIP).		5. TYPE OF REPORT & PERIOD COVERED Technical note,
6. AUTHOR(S) R. Gellner J. Weisel		7. PERFORMING ORG. REPORT NUMBER W77-1640-TN03
8. CONTRACT OR GRANT NUMBER(s) N00123-76-C-0797		9. PERFORMING ORGANIZATION NAME AND ADDRESS ARINC Research Corp. 3565 Kenyon Street San Diego, CA 92110
11. CONTROLLING OFFICE NAME AND ADDRESS NAVAL OCEAN SYSTEMS CENTER San Diego, California 92152		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 11 118 P
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) NAVAL OCEAN SYSTEMS CENTER San Diego, California 92152		15. SECURITY CLASS. (of this report) UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of this Report) UNCLASSIFIED/UNLIMITED		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)		

(1)

LOADING ANALYSIS OF
CONTROL GROUP CMOS ICs IN
TORPEDO MK 46 MOD 5 (NEARTIP)

December 1977

Prepared for
NAVAL OCEAN SYSTEMS CENTER
San Diego, California 92152
Under Contract N00123-76-C-0797



Prepared by

R. Gellner
J. Weisel



CORPORATE HEADQUARTERS
2551 Riva Road
Annapolis, MD 21401

SAN DIEGO SUPPORT OFFICE
3565 Kenyon Street
San Diego, CA 92110

Publication W77-1640-TN03

This document has been approved
for public release and sale; its
distribution is unlimited.

SUMMARY

✓ A loading analysis of CMOS integrated circuits in the Control Group of Torpedo Mk 46 Mod 5 (NEARTIP) was performed for the Naval Ocean Systems Center. The analysis, which included documenting loads and calculating rise times for about 1400 CMOS outputs, revealed no problems related to CMOS fanout or rise time.

ACCESSION for	
NTIS	White Section <input checked="" type="checkbox"/>
DDC	Buff Section <input type="checkbox"/>
UNANNOUNCED <input type="checkbox"/>	
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODES	
DATA	122 SPECIAL
A	

CONTENTS

SUMMARY	iii
1. INTRODUCTION.	1-1
2. APPLICABLE DOCUMENTS.	2-1
3. DATA COMPILATION AND DOCUMENTATION	3-1
3.1 CMOS Interconnect Data	3-1
3.2 CMOS Loading Data	3-1
4. DETERMINATION OF IC OUTPUT RISE TIME	4-1
5. RESULTS OF LOADING ANALYSIS	5-1
5.1 Loading and Rise Time Chart	5-1
5.2 Rise Time Analysis	5-2
5.3 CMOS Fanout Analysis	5-3
6. CONCLUSIONS AND RECOMMENDATIONS	6-1
6.1 Conclusions	6-1
6.2 RECOMMENDATION	6-1
APPENDIX A: CMOS IC OUTPUT LOADING DATA	A-1
APPENDIX B: CMOS IC INTERCONNECT DATA	B-1
APPENDIX C: HONEYWELL CD 400 SERIES INPUT CAPACITANCE STUDY	C-1

1 INTRODUCTION

As a task under Contract N00123-76-C-0797, ARINC Research Corporation conducted a loading analysis of CMOS integrated circuits in the Control Group of Torpedo Mk 46 Mod 5 (NEARTIP). The purpose of the investigation was to help ensure that the torpedo system will not be degraded because of CMOS loading problems.

This report documents all CMOS fanout numbers and related application factors in the NEARTIP Control Group circuits. Input information to the study included Control Group schematics, change authorizations (CAs) related to revisions of the schematics, direct inputs from Naval Ocean Systems Center personnel, and ARINC Research and Honeywell technical reports.

In this report, applicable documents are listed in Section 2; data compilation and documentation are described in Section 3; the determination of IC output rise time is discussed in Section 4; results of the loading analysis are presented in Section 5; and conclusions and recommendations are given in Section 6.

2

APPLICABLE DOCUMENTS

Source documents for the loading analysis of CMOS ICs in the NEARTIP Control Group are listed below.

a. Control Group Schematics

<u>NEARTIP Schematic</u>	<u>Revision Letter</u>
3235702	D
3235505	F
3235506	E
3235507	D
3235508	D
3235510	E
3235511	D
3235512	D
3235513	E
3235514	E
3235515	E
3235517	E
3235518	E
3235519	E
3235520	E
3235521	E
3235522	E
3235523	E
3235524	D

- b. Minneapolis-Honeywell, Inc., letter report, CD4000 Series CMOS Input Capacitance Study, 2 December 1976.
- c. Motorola, Inc., MCMOS Handbook, 1974 edition.
- d. Textronic, Inc., Textronic Circuit Computer, 1961.

- e. ARINC Research Corporation, Design Analysis Reports (DARs),
prepared under Contract N00123-76-C-0797.
- f. NAVSEA 0967-LP-597-1010, Table VII.

DATA COMPILATION AND DOCUMENTATION

For the CMOS IC loading analysis, data from about 475 ICs having about 1425 individual outputs and 5000 loads were recorded. This section describes how the data were compiled and documented.

3.1 CMOS INTERCONNECT DATA

CMOS IC interconnections were identified for every IC output in the 19 schematics of the NEARTIP Control Group. The data include reference designator, section number, pin number, and associated loads for each IC output. The loads include CMOS ICs, resistors, and capacitors. For the identified loads, the reference designator, section number, and pin number are also recorded. These data are presented in Appendix B and illustrated in Table 1 for a portion of the data from Control Group schematic no. 3235514.

3.2 CMOS LOADING DATA

Recorded for every IC output on each of the 19 Control Group schematics were the IC number, output pin number, loads, number of CMOS loads, and rise time (at 70°C) where thought to be significant. These data are presented in Appendix A and illustrated in Table 2 for a portion of Control Group schematic no. 3235514.

TABLE 1. EXAMPLE OF INTERCONNECT DATA FROM APPENDIX B

<u>A5A2</u>	<u>A5B4</u>	<u>A5C6</u>	<u>A5D10</u>	<u>A5E12</u>	<u>A5F15</u>
A6D13	D7A5	D6B9	G7B10	B6D12	(49)
				F7D12	
<u>C8A2</u>	<u>C8B4</u>	<u>C8C6</u>	<u>C8D10</u>	<u>C8E12</u>	<u>C8F15</u>
C6B11	D8C13	A7B5	B6D13	B5A3	(24)
	D7B9		A7A2	A7A2	
	G7B11		B6B5		
			D7A2		
			B6C9		
(Schematic No. 3235514)					
<p>(1) Referring to IC C8D10 (block-enclosed for illustrative purposes), "C8" is the IC's reference designator, "D" is the IC section, and "10" is the IC's output pin number. Below the line are five CMOS loads connected to output pin 10.</p> <p>(2) For CMOS IC A5F15, the value 49 is shown encircled. The 49 is a pin number on the board connector, and the circle indicates that the reference load is physically located on a different NEARTIP board. The total load is documented in Appendix A.</p>					

TABLE 2. EXAMPLE OF LOADING DATA FROM APPENDIX A

Reference IC Number	Pin Number	Total Load	Number of CMOS Loads	Rise Time, 10^{-6} sec
C8	2	4013	1	
	4	4023, 12, 13	3	
	6	4023	1	
	10	4011, 23, 11, 12, 11	5	
	12	4027, 23	2	
	15	(4049, 23, 23)	3	
<p>(1) On C8D10 (note enclosed entry in Table 1, which is pin 10 in Table 2), the five CMOS loads are 4011, 4023, 4011, 4012, 4011. If the rise time was significant it would be listed in the last column. Had part of the load been resistive or capacitive, that would be listed in the Total Load column.</p> <p>(2) Pin 15 has its total load shown in parenthesis, which indicates that the load is on a different NEARTIP board.</p>				

4 DETERMINATION OF IC OUTPUT RISE TIME

For calculation of the rise time of IC outputs, much of the input data was provided by the Honeywell letter report, "CD4000 Series Input Capacitance Study", dated 2 December 1976. That report, reproduced herein as Appendix C, provided data on CMOS output transition time, input capacitance, and dynamic impedance.

Rise times of ICs in the NEARTIP system were calculated from the external IC load and the internal dynamic impedance of the IC output. The equation is:

$$T_{R(NT)} = 2.2(Z_{o(int)} + R_{ex})(C_{ex}) \quad (1)$$

where

$T_{R(NT)}$ = Rise time (NEARTIP) from 10% to 90% of the output wave shape

$Z_{o(int)}$ = IC internal dynamic impedance

R_{ex} = Any resistance external to IC

C_{ex} = Any capacitance external to IC.

$Z_{o(int)}$ is calculated as follows:

- a. The transition time (T_t) of the chip into a 50 pf load is given in Table 2 of Appendix C.
- b. Then, from equation 1,

$$T_t = 2.2 Z_{o(int)} C_{ex}$$

from which

$$Z_{o(int)} = \frac{T_t}{2.2 \times 50 \text{ pf}} \quad (2)$$

With $Z_{o(int)}$ now known and R_{ex} and C_{ex} known from the loading analysis, $T_{R(NT)}$ can be calculated from equation 1.

As an example, consider the NEARTIP CMOS device S/N 4001. From Table 2 of Appendix C, its transition time is 80 nanoseconds with a 50 pf load at 25°C. The transition time increases 0.3%/°C since from equation 2, T_t is directly proportional to $Z_{o(int)}$, values for which appear in Appendix C, page C-4. At 70°C the transition time is:

$$T_t = (80 \times 10^{-9} \text{ sec}) \left[(1 + \frac{0.3\%}{^{\circ}\text{C}})(70^{\circ}\text{C} - 25^{\circ}\text{C}) \right]$$

$$= 90.8 \times 10^{-9} \text{ sec}$$

or an increase of 10.8 nanoseconds from its value at 25°C. Then, from equation 2,

$$Z_{o(int)} = \frac{90.8 \times 10^{-9} \text{ sec}}{2.2 (50 \times 10^{-12} \text{ f})} = 825\Omega$$

Assume an external load of 80 pf on the output of the example device. The rise time, from equation 1, is

$$T_{R(NT)} = 2.2(825 + 0)(80 \times 10^{-12} \text{ F}) = 0.145 \times 10^{-6} \text{ sec.}$$

If this rise time was considered excessive (see discussion, Section 4.2), it would be listed in the Rise Time column of Appendix A and subjected to further analysis.

RESULTS OF LOADING ANALYSIS

Results of the loading analysis of CMOS ICs in the NEARTIP Control Group are summarized in this section. Complete data are presented in Appendix A.

5.1 LOADING AND RISE TIME CHART

For CMOS IC outputs having more than nine loads, Table 3 shows the number of loads and the associated rise time. NOSC designated a fanout of nine for CMOS ICs as a design goal for NEARTIP.

TABLE 3. CMOS OUTPUTS WITH MORE THAN NINE LOADS

Drawing No.	IC Number	Number of CMOS Loads	Rise Time, 10^{-6} sec
3235513	B7 Pin 1	12	0.156
3235513	B7 Pin 13	16	0.22
3233514	C7 Pin 6	17	0.36
3235515	C8 Pin 12	11	0.145
3235519	A7 Pin 11	12	0.2
3235519	C8 Pin 12	32	0.6
3235519	F5 Pin 15	13	0.3
3235521	B6 Pin 1	36	1.15
3235521	C8 Pin 2	13	0.36
3235521	D6 Pin 10	20	0.37
3235522	D4 Pin 10	16	0.32
3235522	E7 Pin 2	10	0.301
3235523	D9 Pin 12	10	0.135

Since none of the ICs analyzed have resistive loads that stress their output current capability (most devices are operating at less than 20% of their maximum current rating at 25°C), resistive loads are not included in Table 3.

5.2 RISE TIME ANALYSIS

Clock rates within the NEARTIP Control Group will generally determine what rise time between the IC output and input will be adequate. To ensure proper operation of some ICs, the individual IC may have a specified rise time required at the input. Both of these points will now be addressed.

Excluding the SAC board (Assy No. 3235508), the fastest clock time in the Control Group is 5 kHz. The period for a 5 kHz cycle is 0.20 milliseconds. Using a translation factor of 6, from ref. d of Section 2 (as low as 3 would be acceptable), the minimum rise time for a chip input is $(0.20 \times 10^{-3})/6$ or 0.033 millisecond. Since no rise time greater than 4 microseconds was found in the Control Group, there are no potential clocking problems. In fact, a safety factor of $(0.33 \times 10^{-3})/(4 \times 10^{-6}) = 8$ exists with respect to a possible clocking problem.

The Honeywell report (Appendix C) states that the slowest rise time in the NEARTIP system should be 1.5 microseconds. This calculation was derived from worst-case conditions for all components that affect rise time.

The four ICs with a calculated rise time greater than 1.5 microseconds were examined. The CMOS loads of each were checked to determine if a slow rise time could affect their operation. Table 4 identifies these ICs and their rise times.

TABLE 4. ICs WITH RISE TIMES GREATER THAN 1.5 MICROSECONDS

Dwg. No.	Chip No.	Output Pin No.	CMOS Output Rise Time, μ sec	CMOS Loads
3235505	1E	12	3.27	4023
3235505	2A	2	3.30	4011, 12
3235702	C10	1	1.85	4013, 13
3235520	G4	1	3.45	4012

In discussions with an ARINC Research representative, application engineers of RCA and National Semiconductor agree that CMOS devices 4023, 4011, and 4012 are not sensitive to slow input rise times. Factory specification sheets and NEARTIP SIDs do not specify these three CMOS input rise times.

The 4013 chip requires a minimum rise time of 3 microseconds for its clock input. Inputs to the 4013s listed in Table 4 go to the set and reset pins. These inputs do not

require a specific rise time. If the input is present 20 nanoseconds before the clock signal arrives, as is the case in NEARTIP, the chip will operate properly.

The SAC board has an internal oscillator with a resonant frequency of about 240 kHz. Where rise time is important on the SAC board, the chips are interconnected directly to ensure operation at the higher frequency. The highest approximate frequency to enter and leave the SAC board is 5 kHz, which is well within the operating frequency of the board.

The analytical concepts used in the Honeywell report (Appendix C) and in this report are the same. However, ARINC used specific cases in its calculations where Honeywell used an absolute worst case in its calculations. If a worst case had actually occurred, ARINC would have noted and documented it in this report.

In summary, the rise time of CMOS ICs in the control group do not appear to represent a problem.

5.3 CMOS FANOUT ANALYSIS

Table 3 shows that certain CMOS loads in the NEARTIP Control Group range from 10 to 36. The question arises as to how many loads a CMOS IC should have in the NEARTIP system. The Honeywell report (Appendix C) recommends only nine because of rise time constraints. However, it has been shown (Section 4.2) that rise time is not a problem, even on the IC with a fanout of 36. If rise time is the only limitation, then none of the CMOS ICs in the Control Group are fanout-limited.

NAVSEA 0967-LP-597-1010, Table VIII, recommends that a fanout on digital microcircuits be limited to 70 percent of manufacturer rating. If rise time is not a constraint, device manufacturers generally state that a fanout of 100 is acceptable. Since 70% of that value is 70, the worst case fanout of 36 from Table 3 would still have a safety margin of approximately 2-to-1.

From a mission completion point of view, it may be preferential to spread the risk of not completing a mission among different outputs instead of having as many as 36 outputs coming from the same IC. If this is a concern, then a separate study should be implemented to investigate the costs and effectiveness tradeoffs associated with applications of redundant signal paths.

In summary, overloaded outputs on CMOS devices in the NEARTIP Control Group do not appear to represent a problem.

CONCLUSIONS AND RECOMMENDATIONS

6.1 CONCLUSIONS

The overall conclusions drawn from this study are the following:

- a. Of the 1,425 CMOS circuits analyzed, 13 ICs had a fanout of greater than nine, and four had an output rise time of greater than 1.5 microseconds.
- b. A fanout of nine and a rise time no greater than 1.5 microseconds, considered as limiting values by Honeywell (see Appendix C), are not applicable to the CMOS circuits in the NEARTIP Control Group.
- c. The design goal for fanout of CMOS devices in the NEARTIP Control Group, also nine, is extremely conservative.
- d. All factors considered, there are no problems relating to fanout or rise time in CMOS devices in the NEARTIP Control Group.

6.2 RECOMMENDATION

ARINC Research recommends that no action be taken at this time to reduce the loading effects of CMOS IC outputs in the NEARTIP Control Group.

APPENDIX A

CMOS IC OUTPUT LOADING DATA

<u>Control Group Schematic Number</u>	<u>Page</u>
3235702	A-3
3235505	A-7
3235506	A-9
3235507	A-11
3235508	A-13
3235510	A-17
3235511	A-23
3235512	A-25
3235513	A-27
3235514	A-29
3235515	A-33
3235517	A-41
3235518	A-45
3235519	A-53
3235520	A-59
3235521	A-65
3235522	A-71
3235523	A-79
3235524	A-85

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A6	2 10 6 12 15 *	4012, 1.1K SERIES WITH (3.3K TO -15V, BASE TRANSISTOR)	1	
A10	11	4012	1	
B5	1	4013	1	
	13	4049	1	
B6	2	4013	1	
	4	4015,01	2	
	6	4023,01	2	
	10	4013	1	
	12	4001,25	2	
	15	4011	1	
B7	3	4049,11	2	
	4	4049,11	2	
	10	4013	1	
	11	4015	1	
B8	2	4011	1	
	4	4012,13	2	
	6	4011	1	
	10	4049,13,13	3	
	12	4001	1	
	15	4013	1	
B9	13	4012	1	
C5	2	4023	1	
	13	4012	1	

*The symbol "||" denotes "in parallel with".

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C5	12	4011	1	
C6	2	(4049)	1	
	4	(4001,49)	2	
	6	4011	1	
	10	4013	1	
	12	4013	1	
	3	4001,15	2	
C7	4	4050	1	
	10	4049	1	
	1	4023	1	
C8	2	4011	1	
	12	4025	1	
	9	4013	1	
C9	10	4013	1	
	1	4013,20K SERIES, 33PF PARALLEL, 4013	2	1.85
D5	2	(4001, 01)	2	
	13	4013	1	
D6	5	4012,12	2	
	4	4012,12	2	
	12	4049	1	
D7	9	4013	1	
	6	4012	1	
	10	4013	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D9	1	4013	1	
	13	4012	1	
D10	1	4011	1	
	13	4013	1	
E5	3	4012	1	
	4	4001	1	
	10	4013	1	
E6	11	4025	1	
	2	4049,12	2	
E6	4	4001	1	
	6	4001,12,12	3	
	10	(BLANK)	0	
	12	4049	1	
	15	4011,01	2	
E7	1	4049	1	
	13	4023	1	
E8	3	4013	1	
	4	4013	1	
	10	4013	1	
E9	9	4013	1	
	6	4012	1	
F5	1	4013	1	

DRAWING #3235702

PAGE 4 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F6	4	4013	1	
	11	4049	1	
F7	1	4015,23	2	
	13	4049,49,49,49,49,12, (100 K parallel 30PF)	6	
F8	12	4012	1	
	1	4001 ,13,12,36K SERIES 33 PF IN PARALLEL, 4013	4	
G5	13	4013,25, 36K SERIES 33 PF IN PARALLEL, 4013	2	
	1	4013	1	
G6	2	4011	1	
	12	4049,11	2	
G6	2	4001	1	
	4	4001	1	
	6	4025	1	
	10	4013	1	
	15	4013	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
1A	2	1800PF parallel 22K, 4012, 12	2	
1B	4	CD4011,11, (4013,12)	4	
1C	6	1K series 75PF	0	.296
1D	10	1K series 75PF	0	.296
1E	12	CD4023,1800PF parallel, 22K	1	3.27
1F	15	1K series 75PF	0	2.96*
2A	2	CD4011,11,12,12,1800PF parallel 22K	4	3.3
2B	4	CD4011,11,11	3	
2C	6	2.7K parallel 75PF	0	
2D	10	2.7K parallel 75PF	0	
2E	12	CD4023,22K parallel 1800PF	1	
2F	15	2.7K parallel 75PF	0	
3A	3	CD4012,12,12,12,23,23	6	
3B	4	CD4012,12	2	
3C	10	36K in series (INSTRUMENTATION)	0	
3D	11	36K in series (INSTRUMENTATION)	0	
4A	2	CD4050,27	2	
4B	1	CD4027	1	
5A	1	CD4050	1	
5B	13	CD4049	1	
6A	1	CD4050	1	
6B	13	CD4049	1	

*Since there are no CMOS loads connected to 1F pin 15, the rise time of 2.96 microseconds presents no problems.

DRAWING #3235505

PAGE 2 of 2

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
7A	9	CD4050	1	
7B	6	CD4050	1	
7C	10	36K in series with (INSTRUMENTATION)	0	

DRAWING #3235506

PAGE 1 of 1

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
2A	3	CD4050,50,50,50,50,50	6	
2B	4	CD4011,11,12	3	
2C	10	27PF	0	
2D	11	CD4040	1	
3A	3	CD4011,11	2	
3B	4	CD4011,11 15K in series 47K parallel 25PF	2	
3C	10	CD4011,11,49	3	
3D	11	CD4011	1	
4B	4	CD4049,49,49	3	
4	F15 D 10 E12	650 OHMS	0	
5	A2 B4 C6	650 OHMS	0	
5	D10 E12 F15	650 OHMS	0	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
1	2 4 6	650 Ω	0	
1	10 12 15	650 Ω	0	
2	2 4 6	650 Ω	0	
2	10 12 15	650 Ω	0	

DRAWING #3235508

PAGE 1 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A4	1	4011	1	
	2	4011, 20, 27	3	
	12	4011, 27, 11	3	
A5	4	4023	1	
	5	4023	1	
	7	4023	1	
	14	4023	1	
	12	4023	1	
	13	4023	1	
A6	9	4011	1	
	6	4011	1	
	10	4001	1	
A7	10	4050	1	
	11	4050	1	
	12	4050	1	
	13	4050	1	
A8	2	3 MEG, 2PF	0	
	4	3 MEG, 2PF	0	
	6	3 MEG, 2PF	0	
	10	3 MEG, 2PF	0	
	12	3 MEG, 2PF	0	

DRAWING #3235508

PAGE 2 of 4

REFERENCE		TOTAL LOAD	#	RISE TIME 10^{-6} SEC
IC #	PIN #		CMOS LOADS	
A9	2	3 MEG, 2PF	0	
	4	3 MEG, 2PF	0	
	6	3 MEG, 2PF	0	
	10	3 MEG, 2PF	0	
	12	3 MEG, 2PF	0	
A10	4	4013,13,20	3	
	10	4015	1	
B4	3	4013	1	
	4	4013	1	
	10	75K to (INSTRUMENTATION) Direct To (4036, 11, 23, 11)	4	
	11	4049	1	
	2 4 6	550 OHMS	0	
B5	3	4020,20	2	
	4	4011	1	
	10	4020,01	2	
	11	4050,50,50	3	
	9	4001	1	
B7	5	4019	1	
	4	4019	1	
	6	4019	1	
	13	4019	1	
	12	4019	1	
	14	4019	1	

DRAWING #3235508

PAGE 3 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B7	15	4019	1	
	1	4019	1	
	2	4019	1	
	3	4019	1	
B8	7	4019	1	
	5	4019	1	
	4	4019	1	
	6	4019	1	
	13	4019	1	
	12	4019	1	
	14	4019	1	
	15	4019	1	
	12	4019	1	
B9	10	4050	1	
	11	4050	1	
B10	11	4001,49, (4049,49,49,49,49, 49)	8	
C5	2	4011,01	2	
	4	4020,13,13,15	4	
	6	4011,11 (BLANK)	2	
	10	OSC	0	
	12	4011, OSC	1	
	15	4001, (4011,11)	3	

DRAWING #3235508

PAGE 4 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
C6	3	4011	1	
	4	(4002,49,49,49,49,49,49,49)	8	
	10	4027,27	2	
C7	1	4019,01,19,19	4	
	2	4019,49,01,19,19	5	
	15	4011	1	
C9	10	4050	1	
	11	4050	1	
	12	4050	1	
	13	4050	1	

DRAWING #3235510

PAGE 1 OF 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A4	9	(BLANK)	0	
	6	CD4049	1	
	10	4049	1	
A6	2	CD4011,23	2	
	4	CD4011,23	2	
	6	CD4011	1	
	10	4023, (4011)	2	
	12	4011	1	
A7	4	4023	1	
	10	4023	1	
	11	4049	1	
B4	3	4049	1	
	4	4013	1	
	10	4049	1	
	11	4013	1	
B5	1	4012	1	
	13	4049,49,49	3	
B6	2	4023	1	
	4	4023	1	
	6	4023	1	
	10	4011,11	2	
	12	(27PF)	0	
	15	4023	1	

DRAWING #3235510

PAGE 2 OF 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B7	9	4011,11,12	3	
	6	4023	1	
	10	4012	1	
C2	1	4011,23,11, (27PF, 27PF, 4023, 27PF)	4	.12
	2	4013,49 (4013,01)	4	
C3	13	(4011)	1	
	4	4012	1	
	12	4012	1	
	15	4023	1	
	1	4023	1	
C4	2	4012	1	
	3	4023	1	
	1	4011	1	
	2	4011,11	2	
C5	12	(BLANK)	0	
	6	4012	1	
	10	4011	1	
C6	2,4,6	((650 OHMS)	0	
	10	4011,12,13 (27PF)	3	.01
	12	4012, (BLANK)	1	
	15	4013	1	
C7	9	4013	1	

DRAWING #3235510

PAGE 3 of 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C7	6	4011,12	2	
	10	4023,12,11,12	4	
D2	1	(BLANK)	0	
	13	(BLANK)	0	
	12	4011, (4013,15,13,13,13,13,11)	8	.01
D3	12	4012	1	
	14	4011	1	
	15	4011,11	2	
	1	4012	1	
D4	1	4011	1	
	13	4011	1	
D5	3	4012	1	
	4	4013	1	
	10	4011	1	
	11	4011	1	
D6	3	4049	1	
	4	4049	1	
	10	4011	1	
	11	4011	1	
E2	9	4049	1	
	6	4049	1	
	10	4049	1	

DRAWING #3235510

PAGE 4 of 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
E3	5	4023	1	
	13	4023,23	2	
	12	4023,23	2	
	15	4012	1	
	1	4012,23	2	
	3	4013	1	
E4	1	4049	1	
	13	4049	1	
E5	1	4023,12,11,23	4	
	12	4011	1	
E6	2	4011	1	
	4	4012	1	
	6	(27PF)	0	
	10	(BLANK)	0	
	12	4013,13	2	
E7	1	4013	1	
	2	4013	1	
	12	4020	1	
	13	4011	1	
F3	2	4020,20,13,13	4	
	4	4013	1	
	6	4013	1	
	10	4013	1	

DRAWING #3235510

PAGE 5 of 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F3	12	4049,11	2	
	15	4013,13,13,13	4	
F4	3	4020	1	
	4	4023	1	
F5	10	4013	1	
	11	4020	1	
F5	13	4949,13	2	
G5	3	4012,11	2	
	4	4013	1	
	5	(BLANK)	0	

DRAWING #3235511

PAGE 1 of 1

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
1A	3	4023,23	2	
1B	4	4011	1	
1C	10	4023	1	
1D	11	4023	1	
2A	9	4023	1	
2B	6	4013	1	
2C	10	4023	1	
3A	9	4023	1	
3B	6	4013	1	
3C	10	4049	1	
4B	13	4013	1	
4B	12	4013,4012	2	
5A	2	4023	1	
5B	12	4023	1	

DRAWING #3235512

PAGE 1 of 1

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
1A	2	4023,23	2	
B	4	4023,12,12	3	
D	10	4012	1	
E	12 F 15	15K series 2.2K 30PF	0	
2A	9	29PF	0	
B	6	29PF	0	
C	10	29PF	0	
3A	1	29PF	0	
B	13	29PF	0	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A7	1	4011,13	2	
	13	4049,10	2	
B7	1	MM42030,4011,12,01,11,11,23, 01,12,01,49,13	12	.156
	2	4011,23	2	
	13	4012,11,11,11,23,12,49,11,01, 23,25,11,23,49,13,49,	16	.22
C7	12	4011	1	
	3	4013	1	
	4	4049	1	
C8	10	BLANK	0	
	2	4020,20,20.13,13	5	
	4	4020,13	2	
C9	10	4001,100K,MM42030	1	
	12	4011,20,13	3	
	15	4013	1	
D7	2	4019,100K	1	
	4	4001,01,49,29,29,01,MM42030, 100K	7	.15
	6	4001,100K	1	
	10	MM42030,100K	0	
	15	4049,11,11,11,49,100K	5	.05
	1	4011	1	
	13	4011	1	

DRAWING #3235513

PAGE 2 of 2

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D8	13	4012	1	
D9	2	4025,25,25,13,100K	4	
	4	4025,13,13,11,13,100K	5	
	6	4023,11,100K	2	
E7	A	4013,49	2	
E8	7	4012	1	
	5	4012	1	
	4	4012	1	
E9	4	4011	1	
	13	4011	1	
F8	2	4011	1	
	10	4013	1	
	12	4011	1	
F7	9	4012	1	
F8	15	4023	1	
E7	10	4049	1	
	4	4011	1	
F8	6	4011	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A5	2	4001	1	
	4	4012	1	
	6	4013	1	
	10	4013	1	
	12	4011	1	
	15	(BLANK)	0	
A6	3	4049,25	2	
	4	4025	1	
	10	4002	1	
	11	4013	1	
A7	9	4013	1	
	6	4023	1	
	10	4013	1	
B5	2	4013	1	
	15	4012,23	2	
	14	4025,15	2	
B6	3	4011	1	
	4	4013	1	
	10	4027,13,13	3	
	11	4013	1	
B7	3	4012	1	
	4	4027	2	
	10	4023	1	

DRAWING # 3235514

PAGE 2 of 3

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B7	11	4002, (4049,23,23)	4	
C5	12	4027	1	
C6	2	4011	1	
	12	4013	1	
	13	4012,23,12,(4011,49,23)	6	
C7	9	4025	1	
	6	4012,01,49,25,(MM420,4050,11, 30,49,02,49,01,12,49,01,49,02	17	.36
C8	2	4013	1	
	4	4023,12,13	3	
	6	4023	1	
	10	4011,23,11,12,11	5	
	12	4027,23	2	
	13	(4049,23,23)	3	
C9	9	(4023,12)	2	
	6	4001	1	
D6	1	4001,11,12 (4011,12,25,49,49)	8	
	2	4027,27,01,11	4	
	13	(4050,25,49)	3	
D7	1	4002	1	
	13	4011	1	
D8	10	4011	1	
D9	1	(30PF,23,23,23,12,12)	0	

DRAWING #3235514

PAGE 3 of 3

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
D9	13	(4013,13)	2	
E6	2	4012	1	
	13	4025	1	
E7	1	(4050,01,02,01,27,01,49)	7	.01
	13	4013	1	
E8	3	4012	1	
	10	4002	1	
	11	4011	1	
F7	11	4023	1	
	10	4012	1	
G7	2	4011	1	
	12	(4001)	1	

DRAWING #3235515

PAGE 1 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A1	1	4030	1	
	2	4013	1	
	13	4013	1	
A2	5	4011	1	
	10	4011	1	
	12	4001	1	
A3	13	4025	1	
	4	4012	1	
	10	4013,25	2	
A4	11	4012	1	
	3	4011	1	
	4	4029,29	2	
A5	10	4012	1	
	11	4012	1	
	1	4027,01,42,42,42,42	6	
A6	15	4011	1	
	14	4011	1	
	3	4012	1	
B1	4	4012,12	2	
	10	4011,11	2	
	11	4011,01	2	
B1	2	4023	1	
	4	4001	1	

DRAWING #3235515

PAGE 2 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B1	6	4023	1	
	12	4013,01	2	
	15	4013	1	
B2	9	4024	1	
	6	4019	1	
	10	4049,13	2	
B3	2	4024	1	
B3	12	4001	1	
B4	1	4019	1	
B5	7	4001,23	2	
	4	4001	1	
	6	4001,13	2	
	10	4002,02,12	3	
	12	4002	1	
	15	4013,11,27,13,15	5	
B6	3	4025	1	
	4	4023	1	

DRAWING #3235515

PAGE 3 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B6	10	4027	1	
	11	4025	1	
B7	9	4001	1	
	6	4011,02,49,19,19	5	
C2	10	4011,11	2	
	3	4013,01	2	
	4	4001,02,01,25	4	
	10	4023	1	
C3	11	4013	1	
	3	4001,25,01	3	
	3	4013	1	
C4	4	4011	1	
	10	4011	1	
	11	4001	1	
C5	1	4013	1	
	13	4019	1	
C6	6	MM42030,MM42030	2	
	11	MM42030,MM42030	2	
	14	MM42030,MM42030	2	
	2	MM42030,MM4203	2	
	7	4029	1	
C6	1	4013	1	
	2	4011	1	

DRAWING #3235515

PAGE 4 OF 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
C6	13	4013	1	
C7	1	4025	1	
	2	4011	1	
	13	4025,13,13	3	
	12	4001,15	2	
C8	2	4013,29,49,13,15,13,13	7	
	4	4001	1	
	6	4023	1	
	10	4001	1	
	12	4013,13,13,13,13,13 4013,13,13,13,29	11	.145
	15	4019,19	2	
C9	3	(BLANK)	0	
	10	4001	1	
	11	4049	1	

DRAWING #3235515

PAGE 5 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D1	4	4012,12	2	
	3	4002	1	
	6	4011	1	
	15	4015	1	
	11	4023,29	2	
D2	1	4013,02	2	
	2	4011	1	
	13	4013	1	
D3	1	4011	1	
	13	4011,12	2	
D4	12	4030	1	
	11	4030	1	
	9	4030	1	
	6	4030	1	
	5	4030	1	
	4	4030	1	
	3	4030	1	
	13	4029	1	
D5	12	4029	1	
	11	4029	1	
	10	4029	1	
D6	1	4019	1	
	13	4019	1	

DRAWING #3235515

PAGE 6 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D7	1	4019	1	
	13	4019	1	
D8	3	4025	1	
	9	4025	1	
D9	12	4025,49,11	3	
	1	4001	1	
E2	3	4001	1	
	10	4011	1	
E3	12	4001,02	2	
	1	4011,23	2	
E2	1	4015	1	
E2	1	4001	1	
	13	4013	1	
E3	1	4012	1	
	13	4012	1	
E4	3	4002	1	
	4	4002	1	
E6	10	4002	1	
	11	4013	1	
E6	1	4019	1	
	13	4019	1	
E7	1	4019	1	
	13	4019	1	

DRAWING #3235515

PAGE 7 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
E8	6	MM42030, 42030	2	
	11	MM42030, 42030	2	
	14	MM42030, 42030	2	
	2	MM42030, 42030	2	
E9	3	4012, 11, 49, 49, 23	5	
	10	4001	1	
	12	4001	1	
	15	4011	1	
F3	3	4002	1	
	4	4002	1	
	10	4002	1	
	11	4002	1	
F8	13	4029	1	
	12	4029	1	
	11	4029	1	
	10	4029	1	
F7	4	4013, 100K, 30, 42	3	
	5	4013, 100K, 30, 42	3	
	6	4013, 100K, 30, 42	3	
	7	4013, 100K, 30, 42	3	
	8	4013, 100K, 3042	3	
	9	4013, 100K, 3042	3	
	10	4013, 100K, 30, 42	3	

DRAWING #3235515

PAGE 8 of 8

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
F7	11	4013,100K,42	2	
F4	4	4049,100K,42	2	
	5	4042,100K,49	2	
	6	4011,100K,42	2	
	7	4002,100K,42	2	
	8	4042,100K	1	
	9	4042,100K	1	
	10	4042,100K,42	2	
	11	4049,100K,02,13,11	4	

DRAWING #3235517

PAGE 1 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
A5	2	10 K series 30PF parallel 2K	0	.14
	4	4013,13,10K series 30PF parallel 2K	0	.14
	6	4013	1	
	10	4013	1	
	12	4001,01	2	
	15	4001	1	
A7	3	4049	1	
	4	30PF parallel 30PF parallel 130K	0	.18
	10	4049	1	
	11	30PF parallel 130K	0	
B4	4	4013	1	
	10	4013	1	
	11	4013	1	
	2	4025	1	
	12	4013	1	
B7	9	30PF	0	
	6	4023,49	2	
	10	4013	1	
C4	3	4025	1	
	4	4013	1	
	11	4013	1	
	10	4025	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C5	2	MM42030	1	
	4	4011	1	
	6	MM42030	1	
	10	4015	1	
	15	MM42030	1	
C6	1	4011	1	
	13	MM42030	1	
C7	3	4011	1	
	4	4011	1	
	10	4013	1	
	11	4049	1	
C8	2	4011,13,20,15,13,11	6	
	4	10K series 30PF parallel 2K	0	.14
	6	4011	1	
	10	4023,11	2	
	12	30PF parallel 30PF parallel 30K	0	.18
	15	4049	1	
C9	3	4020	1	
	4	4020	1	
	10	4020	1	
	11	4001,11	2	
D4	2		0	
	13	4001	1	

DRAWING #3235517

PAGE 3 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D5	9	MM42030	1	
	12	MM42030	1	
	1	4011	1	
D6	1	4025,01	2	
	13	MM42030	1	
D7	1	MM42030	1	
	13	MM42030	1	
D8	6	4011,12	2	
	13	4011	1	
	12	4012	1	
	14	4012	1	
	1	4012	1	
	5	4011	1	
D9	12	4011	1	
	1	4013	1	
E6	13	4042,20,13,20,15,13	6	
	9	10K series 30PF parallel 2K	0	
E7	6	MM42030	1	
	10	4049	1	
	7	4023	1	
	5	4023	1	
E8	4	4011,4011	2	
	6	4012	1	

DRAWING #3235517

PAGE 4 of 4

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
E8	12	4012	1	
	14	4012	1	
	1	4012	1	
F4	11	100K parallel 4049	1	
	10	100K parallel 4049, 49	2	
	9	4042 parallel 100K	1	
	8	100K parallel 4042	1	
	5	100K parallel 4015	1	
	4	100K parallel 4042	1	
	11	100K parallel 4025	1	
F5	10	100K parallel 4001	1	
	9	100K parallel 4001	1	
	8	100K parallel 4001	1	
	7	100K parallel 4049	1	
	6	100K parallel 4049	1	
	5	100K parallel 4011	1	
	4	100K parallel 4013	1	

DRAWING #3235518

PAGE 1 OF 7

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A1	2	24K series 20K parallel 30PF	0	.7
	4	4023,13,13	3	
	6	4011	1	
	10	4013	1	
	12	4012	1	
	15	4023,12,12	3	
A2	4	4002	1	
	3	4002	1	
	12	4002,01	2	
	11	4002,11	2	
A3	2	4011	1	
	13	4011	1	
A4	1	4001,01,23	3	
	2	4025,01	2	
	13	4001,01,23	3	
	12	4025,01	2	
A5	9	4049,13	2	
	6	4013	1	
	10	4013	1	
A6	1	4023	1	
A7	3	4013	1	
	4	4011	1	
	10	4023	1	

DRAWING #3235518

PAGE 2 of 7

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A7	11	4013,25,25,25,13,25,25	7	.01
B2	4	4002,01	2	
	3	4002,01,11	3	
	12	4002	1	
	11	4002,01,11	3	
B3	3	4015	1	
	4	4015	1	
	10	4015	1	
	12	4015	1	
B4	1	4011,01,01	3	
	2	4023	1	
	13	4001,01,11	3	
B5	2	4023,15	2	
	12	4013	1	
B6	2	4023,11	2	
	12	4025,25	2	
B7	3	4025	1	
	4	4049	1	
	10	4013,13	2	
	11	4049,25,15,13,23,12 (4049,01 01)	9	
C2	2	4011	1	
	4	4013,23	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C2	6	4013	1	
	12	(4011)	1	
	15	4013	1	
C3	3	4023	1	
	4	4023	1	
	10	4012	1	
C4	11	4049,13,27,27,13	5	
	1	4011	1	
	12	4013,20	2	
C5	2	4049	1	
	14	4027	1	
C6	9	4049	1	
	10	4011, (4011)	2	
C7	12	4012	1	
	11	4012	1	
	9	4012	1	
	5	4012,12	2	
	4	4012,12	2	
C8	2	4020,13,13	3	
	4	4011	1	
	6	4025,25	2	
	10	4025,25	2	
	12	4012	1	

DRAWING #3235518

PAGE 4 of 7

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C8	15	(4011)	1	
C9	1	4001	1	
	12	4011,13,01	3	
D2	2	4011	1	
	13	4027, (4001,02)	3	
	12	4011	1	
D3	1	4013	1	
	13	4011,11,11,11	4	
D4	3	4001	1	
	4	4023	1	
	10	4013	1	
	11	(4001)	1	
D5	2	4013,13	2	
	4	4012	1	
	6	4011	1	
	10	(130K parallel 20PF)	0	
	12	4011	1	
	15	4023	1	
D6	1	4049,13,15,15,15,15,13	7	
	13	4049	1	
D7	9	4013	1	
	6	4013	1	
	10	4049	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D8	1	4013	1	
	2	4012	1	
	13	4013	1	
D9	2	4011	1	
	13	4011, (4049, 49)	3	
	12	4025	1	
E2	3	4011	1	
	4	4011	1	
	10	4011	1	
	11	4011	1	
E3	3	4049	1	
	4	4011	1	
E4	2	4012	1	
	13	4013	1	
E5	13	4011	1	
E6	9	4013	1	
	6	4013	1	
	10	4015	1	
E7	3	4011	1	
	4	4023	1	
	10	4013	1	
	11	4012	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
E8	6	4023	1	
	13	4023	1	
	12	4023	1	
E9	9	4011,23	2	
	6	4013	1	
	10	(4023,23)	2	
F3	1	4049	1	
	13	4049	1	
F4	3	4012	1	
	4	4011,11,12	3	
	10	4015	1	
F5	11	4049	1	
	1	4023	1	
F6	12	4011	1	
	2	4023	1	
F7	12	4023	1	
	1	4013	1	
	13	4013	1	
G4	10	4013	1	
	9	4013,15,49	3	
G5	10	4023	1	
	1	4023	1	
	13	4023	1	

DRAWING #3235518

PAGE 7 of 7

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
G5	1	4023	1	
	13	4023	1	
G6	3	4013,13	2	
	4	4013	1	
G7	10	4013	1	
	2	4011	1	
	12	4011	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A3	5	4023	1	
	6	4023	1	
	11	4023	1	
A4	3	4001	1	
	4	4013	1	
	10	4013	1	
	11	4001	1	
A5	13	4049	1	
	11	4011	1	
	4	4029,29,01	3	
A6	1	4011	1	
	13	4025,15	2	
A7	3	4024	1	
	4	4001	1	
	10	4025,13,13,13,01,11,27,49,15	9	
	11	4025,13,01,13,12,13,27,12,49, 13,49,13	12	.2
	9	4024,11	2	
B3	6	4002	1	
	10	4013	1	
	3	4013	1	
B4	4	4013	1	
	10	4013	1	
	11	4027,13	2	

DRAWING #3235519

PAGE 2 of 6

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B5	2	4001	1	
	4	4023	1	
	6	4011	1	
	10	4013,13	2	
	12	4001	1	
	15	100K,27PF,49	0	
B6	13	4013,11,01	3	
B7	3	4001,01,25	3	
	26	4011	1	
	10	4001	1	
C2	1	4027,01,BLANK	2	
	15	4001	1	
C3	1	4025	1	
	13	4023	1	
C4	1	4050,12,49,MM42030,MM42030	5	
	13	4011,02	2	
	12	4025	1	
C5	2	4001,01	2	
	15	BLANK	0	
C6	9	4013	1	
	6	4049,11	2	
	10	4049	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
C7	3	4015	1	
	4	4013	1	
	10	4024	1	
	11	4011,11,11	3	
C8	2	4049,17,12,12,11,MM42030	5	
	4	4011	1	
	6	4011,13,25,27,15	5	
	10	4011,12	2	
	12	4013,49,13,27,11,13,13,13, 24,13,13,15,13,49,13,23,01, 13,12,24,23,49,49,49,13,49, 49,13,15,15,49,13,13	32	.6
C9	3	4011	1	
	9	4049,12 BLANK	2	
	15	4011	1	
	12	4012	1	
D3	3	4002	1	
	11	4002	1	
	4	BLANK		
D4	2	4001,11	2	
	1	4001,27,02,MM42030	3	
	13	4011,25,27,11, BLANK	4	
	12	4011	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D5	3	4027,29	2	
	4	MM42031	0	
D6	2	4049,11,49,01,23	5	
	12	4001	1	
D7	3	4042	1	
	4	4042	1	
	10	4042	1	
	11	4001,01,01,11,15	5	
D8	5	4001	1	
	4	4001	1	
E4	1	4029,29	2	
	13	4049,27,50,01	4	
E5	5	MM42031	0	
	6	MM42031	0	
	9	MM42031	0	
	11	MM42031	0	
	12	MM42031	0	
E9	2	4001	1	
	10	4027,49,11,12,12	5	
	9	4013	1	
	11	4025,49	2	
	12	30PF	0	
	1	4001	1	

DRAWING #3235519

PAGE 5 of 6

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
E9	15	4013	1	
D9	2	4027	1	
	10	4011,13	2	
	9	4011,49	2	
	12	4025	1	
	1	4013,11,13	3	
	9	4049	1	
F4	12	4040	1	
	11	4029,42,42,42,100K	4	
	10	4029,42,42,42,100K	4	
	9	4029,42,42,42,100K	4	
	8	4029,42,42,42,100K	4	
	7	4029,01,100K	2	
	6	4029,01,100K	2	
	5	4029,01,100K	2	
	4	4011,15,100K	2	
	7	4029,29	2	
*F8	7	4001,11	2	
F5	2	4011	1	
	4	4013	1	
	6	OSC	0	
	10	OSC	0	

*SAME NUMBER ON SCHEMATIC

DRAWING #3235519

PAGE 6 of 6

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
F5	12	4027	1	
	15	4015,15,13,24,49,49,49, 49,49,49,49	13	.3
E7	9	4013	1	
E7	10	4013,27	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A2	1	4027,12,12	3	
	2	4012	1	
	14	4027,12,12,13	4	
A3	1	4023	1	
	13	4049	1	
A4	10	4013	1	
A5	12	4013	1	
A7	3	4024	1	
	4	4012	1	
	10	(4013)	1	
	11	4013	1	
	5	4011	1	
B1	4	4011	1	
	1	4001,13,12	3	
B2	2	(4012,13,13,13,49,49)	6	
	13	4001	1	
	12	4012,27	2	
	4	(4049)	1	
B3	10	4002	1	
	9	4001	1	
	6	4001	1	
B6	3	4012	1	

REFERENCE		TOTAL LOAD	#	RISE TIME 10^{-6} SEC
IC #	PIN #		CMOS LOADS	
B5	4	4013	1	
	10	4012	1	
	11	4049	1	
	2	4013,01,13,01,11,01	6	
	12	4012	1	
	4	4012,01	2	
	6			
B7	10	4002	1	
	15	4001,01	2	
	3	4001	1	
	4	4013	1	
	10	4029	1	
C1	11	4012	1	
	1	4011	1	
	2	4013	1	
C2	13	4011	1	
	3	4013	1	
	4	4023	1	
	10	4013	1	
C3	1	4012	1	
	1	4049,27,12,15	4	
	13	4049	1	
C4	2	4011	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C5	13	4002,11	2	
	1	4013	1	
	2	4011	1	
	13	4013	1	
C6	12	4001	1	
	2	4013	1	
	10	4001	1	
C7	11	4001	1	
	1	4015	1	
	13	(4011)	1	
C8	12	4023	1	
	4	(4011)	1	
C9	2	4023,13	2	
	4	4011	1	
	6	4011	1	
	10	4015,15,02,27,27	5	
	12	4001,13,13,30PF	3	
	15	4013,13,13,15	4	
	12	4011	1	
D1	12	4011	1	
D2	1	4011	1	
	13	4011	1	
D3	1	4049	1	
	13	4012	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D4	9	4013	1	
	6	4002	1	
	10	4002	1	
D5	2	4001	1	
	4	4025	1	
	6	4013	1	
	10	4012	1	
	12	4013	1	
D6	15	4013	1	
	1	MM42030	1	
	13	4015	1	
D7	1	4011	1	
	2	4020	1	
	13	4011	1	
D8	13	4012	1	
D9	9	4015,13	2	
	6	4012	1	
	10	4001,01	2	
E2	3	4023	1	
	10	4012	1	
	11	4013	1	
E3	3	4011	1	
	4	4012	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
E4	10	4012	1	
	13	4023	1	
	3	4012	1	
	4	4049,11	1	
	11	4025	1	
	4	4049	1	
	12	4001,01	2	
	11	4013	1	
	2	4011	1	
	4	4012,01	2	
E9	6	4013	1	
	10	4001,01,01	3	
	12	4049,15,15,13,20	5	
	15	4012	1	
	11	4015,100K	2	
	6	4001,100K	2	
	9	4001,100K	2	
	8	4001,100K	2	
	7	4001,100K	2	
	6	4001,100K	2	
F9	5	4001,100K	2	
	4	4001,100K	2	
	1	36K To 33PF in Parallel with 4012	1	3.45

DRAWING #3235520

PAGE 6 OF 6

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
G5	1	4012	1	
	2	4012	1	
	13	(BLANK)	0	
G5	7	4015	1	
B3	11	4001,12	2	
	3	4025	1	
E7	10	MM42030	1	
	4	4013	1	
	3	MM42030	1	
E4	1	4001	1	
B5	12	4012	1	
A4	9	4001	1	
A6	3	4011	1	
	11	4011	1	
	4	4012	1	
E3	11	4025,49,02	3	
C6	4	4049,13	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A2	2	4013	1	
	3	4013	1	
	4	4001	1	
	10	(BLANK)	0	
	11	4013	1	
A4	1	4011	1	
	13	4027,49	2	
A5	2	4013,11,23	3	
	4	4001	1	
	6	4013,11,13	3	
	10	4023	1	
	12	4001	1	
	15	4012	1	
	9	4012	1	
A6	6	4001	1	
	4	4013	1	
	10	4013	1	
A7	11	4023, (4001)	2	
	2	4027	1	
	13	(4023)	1	
B3	1	4001	1	
	13	4001	1	
	12	4001	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B4	3	4011	1	
	4	4013	1	
	10	4023,49,11,(4049,49)	5	
	6	4013,12,12	3	
	11	4013,27	2	
B5	2	4027	1	
	4	4011	1	
	6	4027	1	
	10	4013	1	
	12	4001	1	
	15	4001	1	
B6	1	4012,01,23,12,11,01,01,(4050, 49,01,25,11,13,27,25,49,49, 12,23,49,11,49,49,23,11,11, 12,49,23,49,11,11,49,49,25, 100K,01)	36	1.15
	2	4012,13,27,13,27,13	6	
	12	4023	1	
B7	2	4027,25	2	
	13	4027,25	2	
C4	2	4011,27,23,13	4	
	12	4027,23	2	
C5A	1	4011	1	
	2	4013	1	
	14	4013	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C6	2	4023	1	
	13	4011	1	
C7	3	4011	1	
	4	4023	1	
C8	10	4011	1	
	11	4027	1	
C9	1	4001	1	
	2	4011,11,(4049,12,25,12,13,13, 11,11,49,25,02)	13	.36
D4	2	4020,01,13,13,27	5	
	4	4001	1	
D5	6	4013	1	
	10	4027	1	
D6	12	4027,12,13	3	
	15	4001	1	
D4	3	4012	1	
D5	6	4027,13	2	
	10	4023	1	
D6	9	4013,27	2	
	6	4012	1	
D7	10	4049,13,12,23,(4001,49,13, 12,11,49,11,23,11,49,49,12, 13,13,12,02)	20	.37
	1	4013	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D8	2	4013,13	2	
	13	4011	1	
	12	4011,20	2	
	1	4023	1	
	13	4023	1	
	9	4023	1	
D9	6	4023	1	
	10	4049	1	
	3	4011	1	
E4	10	4011	1	
	1	4011	1	
	2	4025	1	
E5	13	4012	1	
	1	4013	1	
	13	4013	1	
E6	3	4025	1	
	4	4013,01	2	
	10	4013	1	
E7	11	4025	1	
	3	4025	1	
	4	4013,01	2	
E8	10	4013	1	
	1	4013	1	
	2	4001	1	
E9	14	4027	1	
	7	4023	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F5	4	4012	1	
	6	4012,23	2	
	13	4023,23,13	3	
	12	4023	1	
	6	4012,49,13	3	
	10	4025,01	2	
	9	4012	1	
F6	13	4027,13	2	
F7	2	4023,27	2	
	13	4012	1	
	12	4011,23,13,11,25,(4049,11),11	8	
G4	9	4023,27	2	
	6	(4049)	1	
	10	4023	1	
G7	10	4013	1	
	11	(30PF)	1	
D5	9	(4025,01)	2	
B7	2	4027,23,(4011,11)	4	
	1	4027,11	2	
	12	4027,27,27,27	4	
C8	14	4013	1	
B6	10	4012	1	
A4	13	4013,27	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
B5	12	4001	1	
G7	10	4013	1	
B4	3	4011	1	
B5	15	4012	1	
A2	14	4013	1	
A5	12	4001	1	
A7	3	4024	1	
B4	11	4011	1	
E4	4	4013,01	2	
G7	3	4013	1	
	4	4013	1	
E3	11	4011	1	
	9	4011	1	
D3	11	4049,13	2	
D4	4	4020	1	
	10	(BLANK)	0	
D3	4	4023	1	
	10	4023	1	
G5	5	4011	1	
	6	4011	1	
D6	9	4011,01	1	
D4	11	4012	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A3	1	4013,27	2	
A4	1	4020	1	
	13	4013	1	
A5	1	4020	1	
A6	3	4012	1	
	4	4011,49	2	
	10	4002	1	
	11	4023	1	
A7	9	4023	1	
	6	4019	1	
	10	4015,15	2	
B3	3	4013	1	
	14	4027,27	2	
	10	4026	1	
	11	4026	1	
B4	1	4011	1	
	12	4013,27	2	
	13	4013,13	2	
B5	2	4025	1	
	4	4013	1	
	6	4001,27,13,27	4	
	10	4012	1	
	12	4025	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B6	15	4011,11	2	
	3	(4025)	1	
	4	4012,13,11,25,29	5	
	10	4020	1	
B7	11	4049	1	
	2	(4023)	1	
	13	4012,25	2	
C2	12	4002, (BLANK)	1	
	1	4013	1	
	15	4013	1	
C3	14	4027	1	
	1	4027,11	2	
	2	4011	1	
	13	4001	1	
C4	12	4027,27	2	
	3	4011	1	
	4	4011	1	
	10	4027	1	
C5	11	4027	1	
	1	4025,23	2	
	2	4027,11,(4011,01,01)	5	
	15	4001,02,23	3	
	14	4027,02,11,(4023,01,11)	6	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C6	1	4001	1	
	2	4020	1	
	13	4001	1	
	12	4020	1	
C7	3	4015	1	
	4	4013	1	
	10	4002,01	2	
	11	4011	1	
C8	2	4027,13,27,27	4	
	4	4019	1	
	6	4020,20,20,13,20	4	
	10	4013,23	2	
	16	4012,15	2	
C9	9	4001	1	
	6	4049	1	
	10	4001	1	
D1	1	4013,13,13,49	4	
	13	4013	1	
D2	3	4019,23	2	
	4	4001	1	
	10	4013	1	
	11	(4049)	1	
D3	2	4013	1	

DRAWING #3235522

PAGE 4 of 7

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D3	4	4013	1	
	10	4013	1	
	11	4011	1	
D4	9	4011	1	
	6	4027, 27	2	
D5	10	4049, 12, 12, 23, 12, (4049, 24, 49, 49,) 11, 12, 11, 11, 13, 19	16	.32
	2	4013, 13, 01	3	
D6	4	4001, 27	2	
	6	4011, 25, 01, 01	4	
	10	4001, 02	2	
	12	4023	1	
	15	(BLANK)	1	
D7	1	4012	1	
	13	4011	1	
D8	1	(4049, 23)	2	
	13	4049	1	
D9	14	4012	1	
	4	4012	1	
	5	4012	1	
	9	4012	1	
	13	4025	1	
	14	4025	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F3	1	4011	1	
E3	13	4011	1	
E4	9	4027	1	
	6	4013	1	
	10	4013,27	2	
E5	2	4027	1	
	15	4025	1	
E6	1	4012, (4013,11)	3	
	2	4012,12,01,13,23,01,13	7	.162
	13	4001,12	2	
	12	4011,11,(04)	3	
E7	2	4012,13,(4012,25,02,49,25,12, 11,49)	10	.301
	13	4001,13, (4049,49,49)	5	
	12	4023,25,25	3	
E8	4	4001	1	
	10	4001	1	
	12	4001	1	
	2	4001	1	
E9	2	4001	1	
	4	4013,01	2	
	6	4013	1	
	10	4002	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F3	12	4013	1	
	15	(BLANK)	0	
	1	4013	1	
	2	4025	1	
	13	4025	1	
F4	12	4012	1	
	3	4015	1	
	4	4015,12	2	
F5	11	4025	1	
	14	4012	1	
	4	4012	1	
	5	4012	1	
F6	9	4012	1	
	1	4049	1	
	13	4011	1	
F7	4	4011	1	
	10	4011	1	
	11	(4023,11,11)	3	
F8	3	4013	1	
	4	4012	1	
	10	(4049,23,23)	3	
	11	4001	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
G5	13	4012	1	
G7	1	4012, (4012)	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A3	1	4025	1	
	13	(INSTRUMENTATION)	0	
A4	9	4002	1	
	6	4002	1	
A5	10	4002	1	
	3	4011	1	
A6	4	4049,25,02	3	
	10	4013	1	
	11	4023	1	
	1	4001,11,23	3	
	2	4011	1	
A7	13	4011	1	
	12	4013	1	
B3	3	4002	1	
	4	4002	1	
	10	4002	1	
	11	4002,01,25	3	
	2	4011	1	
B4	12	4001	1	
	2	4013	1	
B5	12	4013,23	2	
	2	4011	1	
B6	4	4013	1	
	6	4002	1	
	10	4023	1	
	12	4025	1	
	15	4012	1	
	9	4013	1	
	6	4002	1	
	10	4049	1	

DRAWING #323523

PAGE 2 of 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B7	6	4023	1	
	5	4023	1	
	4	4023	1	
C1	2	4013	1	
	4	4011	1	
	6	4011	1	
	10	4013	1	
	12	4013	1	
C2	4	4023	1	
	11	4049,25	2	
C3	1	4013,49	2	
	13	4011	1	
C4	2	4020	1	
	12	4013,13,13	3	
	1	4011	1	
C5	2	4011	1	
	13	4011	1	
	12	4011	1	
	3	4013	1	
C6	4	4049	1	
	10	4001	1	
	11	4013	1	
	9	4013	1	
C7	6	4011	1	
	10	4011	1	
C8	7	4023	1	
	5	4023	1	
	4	4023	1	
	13	4023	1	
	12	4023	1	
	14	4023	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
C9	2	4001,13	2	
	4	4011	1	
	6	4013,13,13,13,13	5	
	10	4024,25,20,11, 13,13,13,13	8	.11
	12	4011	1	
	15	4002,02	2	
	6	4020	1	
D1	10	4049	1	
	1	4002	1	
D3	13	(INSTRUMENTATION)	0	
D4	3	4023,11	2	
	10	4027,27	2	
	11	4013,11,11,13	4	
	4	4011	1	
D5	3	4002	1	
	4	4013	1	
	10	4002	1	
	11	4025,02	2	
D7	1	4001,01	2	
	2	4011	1	
	12	4001	1	
D8	13	4013	1	
	15	4049,25	2	
D9	2	4002	1	
	4	4002	1	
	6	(4002)	1	
	10	4025,01,02	3	
	12	4001,11,13,13,13 02,13,13,11,02	10	.135
	15	4013,23	2	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10^{-6} SEC
IC #	PIN #			
E2	1	4015	1	
	2	4001	1	
	12	4023	1	
	13	4001	1	
E3	9	4013,13	2	
	10	4025	1	
E4	2	4027,27,11	3	
	13	4002,11	2	
E5	1	4013	1	
	2	4027	1	
	15	4013	1	
E6	3	4002	1	
	4	4001	1	
	10	4013	1	
	11	4001,11	2	
E7	1	4012,02	2	
	12	4013,01	2	
E8	1	4001,01	2	
	13	4013,27	2	
E9	1	4002,01	2	
	2	4001	1	
	12	4002	1	
F3	3	4013	1	
	4	4049	1	
	10	4025	1	
	11	4013	1	
F4	3	4049	1	
	4	4002	1	

DRAWING #3235523

PAGE 5 of 5

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F5	12	4011	1	
	14	4011,12	2	
	15	4012	1	
	13	4012	1	
F6	3	4020	1	
	4	4002	1	
	10	4020	1	
	11	4023,(4011,49)	3	
F7	2	4011	1	
	13	(4002,25,01,01)	4	
	12	4011	1	
F8	2	4002	1	
	4	4011,11	2	
	6	4011	1	
	10	4011	1	
	12	4020,13	2	
	15	4023,11,23	3	
G4	2	4011	1	
	12	4011,23	2	
G6	1	4013,13	2	
	13	4013	1	
G7	3	4011	1	
	4	4013	1	
	10	4011	1	
	11	4049	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
A3	3	4011,11,25,11	4	
	4	4025,25	2	
	10	4027	1	
	11	4024	1	
A4	3	4019,25	2	
	4	4001	1	
	10	4015	1	
	11	4015,49	2	
A5	4	4011,12	2	
	12			
A6	1	4011	1	
	13	4012,(4049)	2	
A7	1	4011	1	
	13	4011	1	
B3	9	4024	1	
	6	4025,02	2	
	10	4019,49	2	
B4	2	4012,11	2	
	12	4023,11	2	
B5	2	4011,11	2	
	4	4015	1	
	6	4012	1	
	10	4030	1	
	12	4019,19,15,01	4	
	15	4025	1	
B6	2	4002	1	
	12	4001	1	
B7	3	(4011)	1	
	4	4027,13,11,49,23	5	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
B7	10	4001	1	
	11	4013	1	
C3	1	4013,01,MM4203	3	
	2	4011	1	
	12	4025,12	2	
C4	9	4049,19,19,11	4	
	6	(30PF)	0	
	10	4019	1	
C5	4	4019	1	
	12	4030,12,11	3	
C6	1	4002	1	
	13	4049,(4049)	2	
C7	3	4027,27,27,11	4	
	4	4027,02	2	
	10	4002	1	
	11	4024,12,11	3	
C8	2	4011,24	2	
	4	4002	1	
	6	(30PF)	0	
	10	4001,25	2	
	12	4025	1	
	8	4049	1	
C9	2	4013	1	
	4	4013,13,27	3	
	6	4013	1	
	10	4025	1	
	12	4024,15,49,15,15,15	6	.098
	15	(4011)	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
D1	6	4049	1	
D2	1	4025	1	
	13	4023	1	
D3	9	4011	1	
	6	4012,49	2	
	10	4013	1	
D4	9	4030	1	
	11	4030	1	
	12	4030	1	
D5	9	4025,MM4203	2	
	12	4025,MM4203	2	
	15	4025,MM4203	2	
D6	3	4024	1	
	4	4002	1	
	10	4013,13,11,27	4	
	11	4042	1	
D7	3	4025	1	
	10	4002	1	
	11	4023	1	
D8	2	4027,01	2	
	4	4015	1	
	6	4013	1	
	10	4001	1	
	12	4012	1	
	15	4019	1	
D9	1	4012,(4049,11,23,12)	5	
	15	4023,(4011,01,49,12)	5	
	14	4012	1	

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
E2	9	(4023)	1	
	6	4027	1	
	10	4012	1	
E3	3	4001	1	
	4	4001	1	
	10	4019	1	
E4	11	4024	1	
	3	4025	1	
	4	4025	1	
	10	4025	1	
E6	11	4024	1	
	9	4011, MM42030	2	
	11	MM42030	1	
E7	12	MM42030	1	
	5	4019	1	
	6	4019	1	
E8	9	4019	1	
	11	4019	1	
	12	4019	1	
	13	MM42030	1	
E9	12	MM42030	1	
	11	MM42030	1	
	10	MM42030	1	
	1	4012	1	
E9	2	4001, 12(4049, 12, 02, 01, 49)	7	.224
	15	4011, 23, 19, 12 (BLANK)	4	

AD-A052 230 ARINC RESEARCH CORP SANTA ANA CALIF
LOADING ANALYSIS OF CONTROL GROUP CMOS ICS IN TORPEDO MK 46 MOD--ETC(U)
DEC 77 R GELLNER, J WEISEL

F/G 19/8
N00123-76-C-0797

NL

UNCLASSIFIED

W77-1640-TN03

2 OF 2
AD
A052230

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	8010	8011	8012	8013	8014	8015	8016	8017	8018	8019	8020	8021	8022	8023	8024	8025	8026	8027	8028	8029	8030	8031	8032	8033	8034	8035	8036	8037	8038	8039	8040	8041	8042	8043	8044	8045	8046	8047	8048	8049	8050	8051	8052	8053	8054	8055	8056	8057	8058	8059	8060	8061	8062	8063	8064	8065	8066	8067	8068	8069	8070	8071	8072	8073	8074	8075	8076	8077	8078	8079	8080	8081	8082	8083	8084	8085	8086	8087	8088	8089	8090	8091	8092	8093	8094	8095	8096	8097	8098	8099	80100	80101	80102	80103	80104	80105	80106	80107	80108	80109	80110	80111	80112	80113	80114	80115	80116	80117	80118	80119	80120	80121	80122	80123	80124	80125	80126	80127	80128	80129	80130	80131	80132	80133	80134	80135	80136	80137	80138	80139	80140	80141	80142	80143	80144	80145	80146	80147	80148	80149	80150	80151	80152	80153	80154	80155	80156	80157	80158	80159	80160	80161	80162	80163	80164	80165	80166	80167	80168	80169	80170	80171	80172	80173	80174	80175	80176	80177	80178	80179	80180	80181	80182	80183	80184	80185	80186	80187	80188	80189	80190	80191	80192	80193	80194	80195	80196	80197	80198	80199	80200	80201	80202	80203	80204	80205	80206	80207	80208	80209	80210	80211	80212	80213	80214	80215	80216	80217	80218	80219	80220	80221	80222	80223	80224	80225	80226	80227	80228	80229	80230	80231	80232	80233	80234	80235	80236	80237	80238	80239	80240	80241	80242	80243	80244	80245	80246	80247	80248	80249	80250	80251	80252	80253	80254	80255	80256	80257	80258	80259	80260	80261	80262	80263	80264	80265	80266	80267	80268	80269	80270	80271	80272	80273	80274	80275	80276	80277	80278	80279	80280	80281	80282	80283	80284	80285	80286	80287	80288	80289	80290	80291	80292	80293	80294	80295	80296	80297	80298	80299	80300	80301	80302	80303	80304	80305	80306	80307	80308	80309	80310	80311	80312	80313	80314	80315	80316	80317	80318	80319	80320	80321	80322	80323	80324	80325	80326	80327	80328	80329	80330	80331	80332	80333	80334	80335	80336	80337	80338	80339	80340	80341	80342	80343	80344	80345	80346	80347	80348	80349	80350	80351	80352	80353	80354	80355	80356	80357	80358	80359	80360	80361	80362	80363	80364	80365	80366	80367	80368	80369	80370	80371	80372	80373	80374	80375	80376	80377	80378	80379	80380	80381	80382	80383	80384	80385	80386	80387	80388	80389	80390	80391	80392	80393	80394	80395	80396	80397	80398	80399	80400	80401	80402	80403	80404	80405	80406	80407	80408	80409	80410	80411	80412	80413	80414	80415	80416	80417	80418	80419	80420	80421	80422	80423	80424	80425	80426	80427	80428	80429	80430	80431	80432	80433	80434	80435	80436	80437	80438	80439	80440	80441	80442	80443	80444	80445	80446	80447	80448	80449	80450	80451	80452	80453	80454	80455	80456	80457	80458	80459	80460	80461	80462	80463	80464	80465	80466	80467	80468	80469	80470	80471	80472	80473	80474	80475	80476	80477	80478

REFERENCE		TOTAL LOAD	# CMOS LOADS	RISE TIME 10 ⁻⁶ SEC
IC #	PIN #			
F3	3	4027	1	
	4	4049	1	
	10	4049	1	
	11	4001,01,01	3	
F4	11	4001 parallel 100K	1	
	10	4001 parallel 100K	1	
	9	4001 parallel 100K	1	
	8	4001 parallel 100K	1	
	7	4030 parallel 100K	1	
	6	4030 parallel 100K	1	
	5	4030 parallel 100K	1	
	4	4015 parallel 100K	1	
	11	4042,01 parallel 100K	2	
F7	10	4042,27 parallel 100K	2	
	9	4042,27 parallel 100K	2	
	8	4042,11 parallel 100K	2	
	5	4015 parallel 100 K	1	
	4	4049 parallel 100K	1	
	13	MM42030	1	
F8	12	MM42030	1	
	11	MM42030	1	
	10	MM42030	1	

APPENDIX B

CMOS IC INTERCONNECT DATA

<u>Control Group Schematic Number</u>	<u>Page</u>
3235702	B-3
3235505	B-7
3235506	B-9
3235507	B-11
3235508	B-13
3235510	B-17
3235511	B-21
3235512	B-23
3235513	B-25
3235514	B-27
3235515	B-29
3235517	B-33
3235518	B-35
3235519	B-39
3235520	B-43
3235521	B-47
3235522	B-51
3235523	B-55
3235524	B-59

SCHEMATIC NO. 3235702

A6A2 A6B4 || A6C6 || A6D10 || A6E12 || A6F15
E7B9

1.1K SERIES (46)

B6A2 B6B4 B6C6 B6D10 B6E12
C5B11 D6B7 D7C13 C5A3 B7D13
E5A2 E5D12 E9C11 E8B6

B6A2 B6B4 B6C6 B6D10 B6E12
C5B9 D10A4 D10D13 C8B6 E5D13
D5A4 E7B8

C6A2 C6B4 C6C6 C6D10 C6E12
E10 E6A1 E5A3 C10A3 C6F15

E6A2 E6B4 E6C6 E6D10 E6E12
E5C8 B7C9 C9C12 G5B11 G5F15

A6A4
10F3

BEST AVAILABLE COPY

A10P11 B5A1 B5B3 B2A3 B2B4 B2B10 E2D4 B2B12
E7A3 D5B11 B6A3 C6B3 C7B5 C6B5 F8A5 D6A6 D7A5

C5B2 C5B4 C7B3 C7B4 B6D9 C7C10 C8A C8B12
D7C11 B3B2 D6A7 E6D9 B6D9 170 D7B5 C7B2.
B7D12 B7C7A1

C9A9 C9C10 C10B1 170 F9B9 D5B2 D5B8 D6A D6C7
C9A3 C9A4 20F11M C10B4 23 1370 D5A5 D6A D6C7
D7B9 D7B6 D7C10 D9A1 D9B13 D10A1 D11C12
D5B10 D9A3 C5B10 F8B3 D9A2 D10D12 D11C12
F7B4

D7A9 D7B6 D7C10 D9A1 D9B13 D10A1 D11C12
D5B10 D9A3 C5B10 F8B3 D9A2 D10D12 D11C12
F7B4

E5B3 E5B4 E5C10 E5B11 E6A2 E6B4 E6C6 E6D10
E7A2 E5C9 F5B3 C9A6 B9C7 B7B5 B7B6 11
E6E12 E6F15 E7B1 E2B13 B7B1 B5B6 B5B6 D11B3
E9A9 C7C9 C6D9 D7A1 E5B5 E9B4 E8C10
B7A2 B7A2 F9A3 C10B9 F7B4 C10B9 F5B11 A6A4

2 of 3

A6A4

BEST AVAILABLE COPY

3053

B-5/B-6

SCHMATIC NO. 3235505

~~1A2~~ 1B4 1C6

~~1800PF~~ || 22K 306
5B9 3A2
5A3 P1001, 9
 RECALL

K 70B91 75PF
(2N3635)

BEST AVAILABLE COPY

~~1D6~~ E12 F15 2A2 2B4

~~1800PF~~ || 22K 1K7091B 75PF
7A2 6A3
1K6B95 75PF
2N3635

2C6 2D10 2E12 2F15

2.7K || 75PF 22K || 1800PF 2.7K || 75PF
7B4 7B4 7B4 7B4 7B4 7B4
2.7A1 2.7A1 2.7A1 2.7A1 2.7A1 2.7A1
2C7 2C7 2C7 2C7 2C7 2C7
1C7 1C7 1C7 1C7 1C7 1C7
7B3 7B3 7B3 7B3 7B3 7B3
36K70P1A010 36K6P1A010 4A3 4B1 4B5 4B11
5B10 5B10 5B10 5B10 5B10 5B10
5A3 5A3 5A3 5A3 5A3 5A3
6A5 6A5 6A5 6A5 6A5 6A5
1A2 1A2 1A2 1A2 1A2 1A2
7B3 7B3 7B3 7B3 7B3 7B3
36K70P1A0135 36K70P1A0135 7C10 7B6 7F14 7C10

B-7/B-8

A6#5

1 OF 1

SCHEMATIC NO. 3235506

BEST AVAILABLE COPY

P03 2B4 2C9
5A3 P1A01,10 2D11
5B5 P1A01,20 4B5
5C7
A10 4D12
P10 5B4
27PF
5Pn

3A2 3B4 3C10
3B5,6 2B6 3D11
3D8
15K20 in 15K m and 47K11 25PF P1A01,19
A10 6C9

4F15||4D10||4E12 5A2,115B4||5C6 5D10||5E12||5F15
650m 650m 650m

U2,3 CD4011 A10 UU CD4011
U4 CD4049 A10 U5 CD4012
A5 CD4050 A10 U6 CD4049

A6A6
10F1

SCHEMATIC NO. 3235507

IA2||IB4||IC6 ID10||IE12||IF15 ZA2||ZB4||ZC6
650n 650n 650n

U1j2 CD 4049

REF LOAD TYPES
IA||IB||IC 650n
ID||IE||IF 650n

B-11/B-12

1697

16F1

SCHEMATIC NO. 3235508

<u>B4</u>	<u>B4B2</u>	<u>B4B6</u>	<u>B5</u>	<u>B6A9</u>	<u>B6B6</u>	<u>B6C10</u>	<u>B7</u>
170 B6C8	B4B6	C7H4	B4B5	A10C9	C89	1070 A8A3	
270 F4A1	C7H5	B7H1	B4B5	A10C9	C89	1170 A8B5	
	B6C7	C7H2				1270 A8C7	
						1370 A8D9	

<u>B6H2</u>	<u>B6B4</u>	<u>B6C6</u>	<u>B6D10</u>	<u>B6E12</u>	<u>B7A2</u>	<u>B7B4</u>	<u>B7C6</u>
C7H3	C7H5	C7H6	C87	C88	C89	C810	C811
<u>B7D10</u>	<u>B7E12</u>	<u>B7F13</u>	<u>B4B4</u>	<u>B4C10</u>	<u>B4D11</u>	<u>B7</u>	<u>B7C9</u>
C7H2	C7H3	A4H5	B4B9	C75KSENDS	(3)		
				T0 113:			
				DIMENTO			
				(34)			

<u>B-62</u>	<u>B-64</u>	<u>B-5C6</u>	<u>B6A3</u>	<u>B6B4</u>	<u>B6C10</u>	<u>B6D11</u>	<u>B6E11</u>
550 V2			B710	B6C9	B811	B5A3	B5A3
				C6A1	B5B5	C93	C93

<u>B8</u>	<u>B9</u>	<u>B1011</u>	<u>C6B3</u>	<u>C6C7</u>	<u>C6C10</u>	<u>C7B13</u>	<u>C7B13</u>
74 H16	1070 A9P9	C5F10	B6A2	C6B4	C7B13	C7B13	C7B13
56 A14	1170 A1611	A10 B5					
46 A12							
66 H15							
1370 C9C6							
1270 C9C2							
1470 C9C2							
1570 C9C5							
1270 C9C5							
270 C9C5							

B-13

A6A8

1 OF 3

BEST AVAILABLE COPY

A 10 C 10
B 10 D 15

A 10 B 4
B 5 11
B 4 B 10
A 4 A 4

C 9

10 A 8 E 11
11 B 9 A 3
12 B 9 B 5
13 B 9 C 7

D 9

1 To C 6 A 2 2 B 15
A 7 14 B 6 B 6
C 7 14
D 7 14
2 To C 5 C 7
C 6 F 6
D 15
C 9 9
B 9 9

H 5

4 4 H 6 H 1
5 4 H 6 H 2
7 4 H 6 H 9
10 1 H 6 H 3
12 4 H 6 H 4
13 4 H 6 H 5

BEST AVAILABLE COPY

A608
3 OF 3

C5A2 C5B4 C5C6
B4D11 A510 B4D13
A10B6 A4B11 B6P12
A4A3 (2)
B10B1

C5D10 CSEn C5F15
OSC-SERIES OSCC C6B5
15K B6A1 (6)
10K To CSD911 1000PF SERIES
1000PF CSE12 15K To CSD¹⁰, CSE1111
10K To C509

SCHMATIC NO. 3235510

A4B9 A4B6 A4C10 A6A2 A6B4
P1A02,40 P1A02,41 P1A01' P1A01'
A6D10 A4A9 B7B6

A6C6 A6D10 A6E12 A7B4 A7C10 A7D11
A7D11 B7B6 P1A02,35 B7C10 B7C10 A6A2
P1A02,18

B4H3 B4B4 B4C10 B4D11 B5A1 B5B13
B6D3 E5B10 B6E11 E5A4 F5B14 C6B3
D6B6 P1A02,25 P1A02,25 C7C10 C6B5
P1A02,18

B6C6 B6D10 B6E12 B6E15 B7A9 B7B4
B7A4 D6D13 P1A02,25 C7C12 B4A2 B7A5
D6B6

C2A1 C2A2 C2B13 C3 C4A1 C4B12
B4D13 C5D3 C4B4 P1A02,22 P4B5 P7A02,37
D6C9 P1A02,43 D6C9 P1A02,43 D4A3
P1A01,6

B4B6 A6A10 A6A10 A6A10 A6A10
1 of 3

BEST AVAILABLE COPY

$$\frac{C_5B_6}{B_5B_9} \quad \frac{C_{5C}10}{F_4C_9} \quad \frac{C_{6A2}||C_6B4||C_6C6}{P_1A02,12} \quad \frac{C_{6D}10}{D_5D12} \quad \frac{C_{6E}12}{B_5B12} \quad \frac{E_{4B}9}{P_1A02,39} \quad \frac{D_7B11}{(P_1A02,34)}$$

$$\frac{C_6 F_{15}}{C_4 B_{10}} \frac{C_7 B_9}{F_5 B_{10}} \frac{C_7 B_6}{B_5 A_1} \frac{C_2 C_{10}}{\beta_5 B_9} \frac{\beta_1 A_1}{\beta_1 A_2} \frac{1}{42} \frac{D_2 \theta' 1}{D_1 A_2} \frac{D_2 B_{13}}{\beta_1 A_{25}} \frac{D_2 B^{12}}{F_4 D_{13}} \frac{p_{102,7}}{p_{102,7}}$$

B-18

<u>D 3</u>	<u>D 4 A 1</u>	<u>D 4 B 13</u>	<u>D 5 A 2</u>	<u>D 5 B 4</u>	<u>D 5 C 10</u>	<u>D 5 D 11</u>
12 To D 4 B 9	F 4 C 8	D 5 B 6	F 5 B 12	E 7 A 5	D 5 B 5	G 5 D 12
14 To D 4 B 10						
15 To D 4 B 11						
7 To D 5 C 9	D 6 B 3	D 6 B 4	D 6 C 10	D 6 D 11	E 2 B 9	E 2 C 10
1 To D 6 D 12	E 6 C 7	E 6 D 9	P 6 D 12	D 6 D 2	F 3 D 9	C 6 F 14
<u>E 3</u>	<u>E 4 A 1</u>	<u>E 4 B 13</u>	<u>E 5 A 1</u>	<u>E 5 B 12</u>	<u>E 6 A 2</u>	<u>E 6 B 4</u>
5 To E 2 B 1	E 6 E 11	F 3 B 5	C 7 A 2	D 6 B 5	D 6 A 1	E 4 A 5
13 To E 2 A 2, E 2 B 5			B 5 A 3			
11 To E 2 B 6, E 2 B 4			D 5 A 1			
15 To E 4 A 11			C 7 C 11			

A 6 A 10
2 of 3

BEST AVAILABLE COPY

#6A10
3653

$$\frac{E6D10}{P1H02,23} \quad \frac{E5E12}{E5A3} \quad \frac{E2B11}{E7B10} \quad \frac{E7B2}{E7B9} \quad \frac{E7B12}{D311} \quad \frac{E7B13}{D5A2}$$

$$\frac{E3B2}{C310} \quad \frac{E3B4}{P2A3} \quad \frac{E3C6}{C4B11} \quad \frac{E3D10}{C2A3} \quad \frac{E3E12}{F3F14} \quad \frac{E3F15}{C2B10}$$

D310
D7A3
E7A3
D2B4

$$\frac{E4A3}{E310} \quad \frac{E4B4}{C5B5} \quad \frac{E4C10}{D7A5} \quad \frac{E4D11}{E311} \quad \frac{E5B13}{C6D9} \quad \frac{E7B11}{E7B11}$$

$$\frac{E5D3}{D4A5} \quad \frac{E5B4}{C4B11} \quad \frac{E5D11}{P1H02,24}$$

B-19/B-20

SCHEMATIC NO. 3235511

$$\frac{1\theta 3}{2A2} \quad \frac{1B4}{1C9} \quad \frac{1C10}{2B4} \quad \frac{1D11}{2B5} \quad \frac{2B9}{2B3} \quad \frac{2B6}{4B8} \quad \frac{2C10}{3B3}$$

$$\frac{3\theta 1}{3B4} \quad \frac{3B6}{4B10} \quad \frac{3C10}{(P1A01, 14)} \quad \frac{4B13}{5A3} \quad \frac{4B12}{(P1B01, 26)} \quad \frac{5B11}{(P1B01, 17)}$$

$$\frac{5A2}{3Cn} \quad \frac{5B12}{3C13}$$

B-21/B-22

A6A11

1 of 1

SCHEMATIC NO. 3235512

$$\begin{array}{l}
 \frac{1\theta 2}{2B5} \quad \frac{1\theta 4}{2C13} \quad \frac{1D10}{3B12} \quad \frac{1E12//1F15}{15K\tau_0 2.2X//30PF} \\
 \\
 \frac{2\theta 9}{29PF} \quad \frac{2B6}{29PF} \quad \frac{2C10}{29PF} \quad \frac{3\theta 1}{29PF} \quad \frac{3B13}{29PF}
 \end{array}$$

C-D

REF	LOADS	TOTAL LOAD	R/T
A2	4023, 23		
B4	4023, 12, 12		
D10	4012		
E12//F15	15K _{var} 2.2X//30PF		
	29PF		
			A6A12
			1 OF 1

B-23/B-24

SCHEMATIC NO. 3235513

* C90001

D7B1 D7B3 B7A1 B7B2 B7B3 B7B2
 P1010,21 C7C9 P1019,1 C7D12 P1019,20 C7B1
 E911 E911 E911 E911 E911

C7A3 C7E12 V7A9H C9A2 C9B4 C9D10
 B7B9 P1018,16 P7A5 P1019,20 D811 P1010,40
 E811 E811 E811 E811 B7B10 E910
 B7A2 C9F15 C9A2 C9B4 F8BV C9F15
 E811 A7A3 P1019,30 P1019,28 P1019,19 P1019,19
 B7A4 B7A4 B7A4 B7A4 B7A4

BEST AVAILABLE COPY

D7B1 D7B3 D9C6 E7B3
 C7D13 C7B12 P1019,15 A7B11
 *F7A8 P1019,32 P1019,24 F8E11

E9 F8A2 F9D10 E9E12 F8F15
 77001112 E7A1 P7B8 C7C9 F7A2
 57001115 E7C9 E7C9 E7C9 E7C9
 47001113 E7C9 E7C9 E7C9 E7C9

*E7A9 *E7C10 *E7B4 *F8C6

A6 813

1 OF 1

B-25/B-26

SCHEMATIC NO. 3235514

A5B2 A5B4
~~C6B11~~ D7A5
~~A6D13~~ D6D9 A5D10
 67B10 A5E12
 F7D12 A5F15
 (47)

C9B2 C9B4
~~C6B11~~ D9C13
 D7B7
 G7B11 C9D10
 D6D13 C9E12
 H7C12 C9F15
 D6D5 H7H2
 D7B2
 D6C9

BEST AVAILABLE COPY

A6 A3
B7F14
C7B3

A6 B4
C7B5
D9A5
C6 A3

A6 C10
C6 A5
C6 A3

A6 D11
C6 A3
C6 A3

A7 A9
B7 B6
A7 C13

A7 B6
C6 B10
D6 A3

A7 C10
C6 B10
D6 A3

A7 D11
A7 C11
A7 C11

14 T0 C9 H1
C5 B15

B6 B11
B5 B13

C6 B12
F7 D13

C6 B13
B6 A4

C6 B14
E7 D9

C6 B15
D8 C12

D7 B10
D9 C12

D7 B11
C9 H8

D7 B12
(G6) 12

C7 A9
L8 H2

C7 B12
L7 D13

C7 B13
B6 B13

C7 B14
D9 H4

C7 B15
D7 B6

D7 B16
B7 B5

D7 B17
(45)

D7 B18
B7 B4

D7 B19
B5 B12

D7 B20
A7 H8

D7 B21
D9 B12

D7 B22
D9 B12

D7 B23
E7 H3

E8 C10
D9 H2

E8 C11
B7 C8

E8 C12
D9 H2

E8 C13
B7 C8

E8 C14
B7 C8

E8 C15
B7 C8

E8 C16
B7 C8

E8 C17
B7 C8

E8 C18
B7 C8

E8 C19
B7 C8

E8 C20
B7 C8

E8 C21
B7 C8

E8 C22
B7 C8

E8 C23
B7 C8

E8 C24
B7 C8

E8 C25
B7 C8

E8 C26
B7 C8

E8 C27
B7 C8

E8 C28
B7 C8

E8 C29
B7 C8

E8 C30
B7 C8

E8 C31
B7 C8

E8 C32
B7 C8

E8 C33
B7 C8

E8 C34
B7 C8

E8 C35
B7 C8

E8 C36
B7 C8

E8 C37
B7 C8

E8 C38
B7 C8

E8 C39
B7 C8

E8 C40
B7 C8

E8 C41
B7 C8

E8 C42
B7 C8

E8 C43
B7 C8

E8 C44
B7 C8

E8 C45
B7 C8

E8 C46
B7 C8

E8 C47
B7 C8

E8 C48
B7 C8

E8 C49
B7 C8

E8 C50
B7 C8

E8 C51
B7 C8

E8 C52
B7 C8

E8 C53
B7 C8

E8 C54
B7 C8

E8 C55
B7 C8

E8 C56
B7 C8

E8 C57
B7 C8

E8 C58
B7 C8

E8 C59
B7 C8

E8 C60
B7 C8

E8 C61
B7 C8

E8 C62
B7 C8

E8 C63
B7 C8

E8 C64
B7 C8

E8 C65
B7 C8

E8 C66
B7 C8

E8 C67
B7 C8

E8 C68
B7 C8

E8 C69
B7 C8

E8 C70
B7 C8

E8 C71
B7 C8

E8 C72
B7 C8

E8 C73
B7 C8

E8 C74
B7 C8

E8 C75
B7 C8

E8 C76
B7 C8

E8 C77
B7 C8

E8 C78
B7 C8

E8 C79
B7 C8

E8 C80
B7 C8

E8 C81
B7 C8

E8 C82
B7 C8

E8 C83
B7 C8

E8 C84
B7 C8

E8 C85
B7 C8

E8 C86
B7 C8

E8 C87
B7 C8

E8 C88
B7 C8

E8 C89
B7 C8

E8 C90
B7 C8

E8 C91
B7 C8

E8 C92
B7 C8

E8 C93
B7 C8

E8 C94
B7 C8

E8 C95
B7 C8

E8 C96
B7 C8

E8 C97
B7 C8

E8 C98
B7 C8

E8 C99
B7 C8

E8 C100
B7 C8

E8 C101
B7 C8

E8 C102
B7 C8

E8 C103
B7 C8

E8 C104
B7 C8

E8 C105
B7 C8

E8 C106
B7 C8

E8 C107
B7 C8

E8 C108
B7 C8

E8 C109
B7 C8

E8 C110
B7 C8

E8 C111
B7 C8

E8 C112
B7 C8

E8 C113
B7 C8

E8 C114
B7 C8

E8 C115
B7 C8

E8 C116
B7 C8

E8 C117
B7 C8

E8 C118
B7 C8

E8 C119
B7 C8

E8 C120
B7 C8

E8 C121
B7 C8

E8 C122
B7 C8

E8 C123
B7 C8

E8 C124
B7 C8

E8 C125
B7 C8

E8 C126
B7 C8

E8 C127
B7 C8

E8 C128
B7 C8

E8 C129
B7 C8

E8 C130
B7 C8

E8 C131
B7 C8

E8 C132
B7 C8

E8 C133
B7 C8

E8 C134
B7 C8

E8 C135
B7 C8

E8 C136
B7 C8

E8 C137
B7 C8

E8 C138
B7 C8

E8 C139
B7 C8

E8 C140
B7 C8

E8 C141
B7 C8

E8 C142
B7 C8

E8 C143
B7 C8

E8 C144
B7 C8

E8 C145
B7 C8

E8 C146
B7 C8

E8 C147
B7 C8

E8 C148
B7 C8

E8 C149
B7 C8

E8 C150
B7 C8

E8 C151
B7 C8

E8 C152
B7 C8

E8 C153
B7 C8

E8 C154
B7 C8

E8 C155
B7 C8

E8 C156
B7 C8

E8 C157
B7 C8

E8 C158
B7 C8

E8 C159
B7 C8

E8 C160
B7 C8

E8 C161
B7 C8

E8 C162
B7 C8

E8 C163
B7 C8

E8 C164
B7 C8

E8 C165
B7 C8

E8 C166
B7 C8

E8 C167
B7 C8

E8 C168
B7 C8

E8 C169
B7 C8

E8 C170
B7 C8

E8 C171
B7 C8

E8 C172
B7 C8

E8 C173
B7 C8

E8 C174
B7 C8

E8 C175
B7 C8

E8 C176
B7 C8

E8 C177
B7 C8

E8 C178
B7 C8

E8 C179
B7 C8

E8 C180
B7 C8

E8 C181
B7 C8

E8 C182
B7 C8

E8 C183
B7 C8

E8 C184
B7 C8

E8 C185
B7 C8

E8 C186
B7 C8

E8 C187
B7 C8

E8 C188
B7 C8

E8 C189
B7 C8

E8 C190
B7 C8

E8 C191
B7 C8

E8 C192
B7 C8

E8 C193
B7 C8

E8 C194
B7 C8

E8 C195
B7 C8

E8 C196
B7 C8

E8 C197
B7 C8

E8 C198
B7 C8

E8 C199
B7 C8

E8 C200
B7 C8

E8 C201
B7 C8

E8 C202
B7 C8

E8 C203
B7 C8

E8 C204
B7 C8

E8 C205
B7 C8

E8 C206
B7 C8

E8 C207
B7 C8

E8 C208
B7 C8

E8 C209
B7 C8

E8 C210
B7 C8

E8 C211
B7 C8

E8 C212
B7 C8

SCHEMATIC NO. 3235515

* CA# 013/003

BEST COPY

<u>B1A1</u>	<u>A1A2</u>	<u>B1B13</u>	<u>A2A5</u>	<u>A2A10</u>	<u>B2B12</u>	<u>B2B3</u>
E4D12	A1B9	E4D13	C2D5	C2B6	D1D12	A1A14
<u>D3E2</u>	<u>B1B4</u>	<u>D3C6</u>	<u>A2D11</u>	<u>A4B3</u>	<u>B4C10</u>	<u>A4D11</u>
P1A10,12	E7H4	P1H3	B3D5	A4B6	E81	B4B2
*B4A3						
<u>C5A1</u>						
<u>A5A5</u>	<u>B5B15</u>	<u>B5B14</u>	<u>B6B4</u>	<u>B6C10</u>	<u>A6D11</u>	<u>B2A2</u>
B6C9	A4C8	P4D13	B4B12	C4B10	B6D6	C4D12
C95			B4A5	B4D11	B6D12	
P75	<u>B2B6</u>	<u>B2C10</u>	<u>B3A2</u>	<u>B4A1</u>	<u>B4B13</u>	<u>B5B2</u>
E75	D51	B5A3	D41	D57	D55	P1A10,47
D95		A1A5				
<u>B5B4</u>	<u>B5C6</u>	<u>B5D10</u>	<u>B5E12</u>	<u>B5F15</u>	<u>B6A3</u>	<u>B6C10</u>
B6C7	B1C3	E2B10	D1A1	C6A3	B7B4	A5B6
B3H4		C4H3		C3H2		
<u>B6D11</u>	<u>B7A9</u>	<u>B7B6</u>	<u>B7C10</u>	<u>B2A3</u>	<u>B2B4</u>	<u>B2C10</u>
B7B5	B6B6	A4A1	A4C9	D2B11	D2B8	A5B6
		E2B12	B4D12	A2B1	A2B1	
C9F14						
D514						
F14						
<u>C2D11</u>						
<u>C7B10</u>						
*C2A3						
D1B6						
B7C7						
D1A1						
*B6A15						
D1C8						
1 OF 4						

BEST AVAILABLE COPY

CA 013/003

C 3 A 3 C 3 B 4 C 3 C 10 C 3 D 11 C 4 A 1 C 4 B 13
 B 3 H 3 C 3 H 1 C 3 P 13 D 1 D 13 D 3 B 9 D 5 S

C 5
 6 T 5 F 43, F 13
 11 T 6 F 42, F 72
 14 T 0 F 41, F 71
 2 T 0 F 42, F 721
 7 T 0 E 5

C 6 A
 1 T 0 C 6 B 9
 2 T 0 H 4 A 2

C 6 B 13
 C 7 A 6

C 7 B 13
 1 T 0 B 7 B 3
 2 T 0 C 2 C 9

C 7 B 13
 12 T 0 B 6 A 3
 A 2 H 7

C 8 E 12
 * B 6 B 5
 B 4 3
 B 1 F 3
 B 7 B 11
 B 7 B 11
 B 7 B 11

C 8 E 12
 0 7 C 11
 H 6 C 8
 H 6 B 5

C 8 C 2
 B 2 B 5
 10 T 0 P 1 A 10, 26)

C 8 F 15
 F 8 9
 D 5 9
 (1 T 0 P 1 A 10, 3)

D 2 A
 1 T 0 D 2 B 9
 7 0 E 3 B 12
 2 T 0 A 4 D 5

D 2 B 13
 D 2 A 4
 D 3 A 1
 C 3 C 9

D 3 B 13
 C 3 D 12
 C 4 A 5

D 4
 12 T 0 F 3 A 2
 11 T 0 F 3 B 6
 7 T 6 F 3 C 9
 6 T 0 F 3 D 13
 7 T 0 F 3 E 14
 4 T 0 F 3 F 16
 3 T 0 F 3 G

D 5
 C 7 B 11
 C 6 H 11
 E 6 15
 C 5 15
 B 5 F 14

D 6 A 1
 D 5 2
 12 T 0 C 5 13

D 6 B 13
 D 5 15

D 7 A 1
 F 8 2

D 7 B 13
 F 8 15

*D 1 D 4
 11 T 0 C 5 12

D 1 C 6
 A 6 C 8

D 1 A 3
 C 4 0 9

A 6 A 15

2 0 F 4

$\frac{D_7}{370 P10,40}$ $\frac{D_9}{370 P10,7}$ $\frac{E_2 \beta_1}{D2H5}$ $\frac{E_2 \beta_{13}}{D2H5}$
 170 P10,28 1070 P10,39 1270 P10,38
 170 P10,25 170 P10,36

$\frac{E_3 \alpha_1}{C4H2}$ $\frac{E_3 \beta_{13}}{C4H4}$ $\frac{E_4 \alpha_3}{F96}$ $\frac{E_4 \beta_4}{E3B9}$ $\frac{E_4 C_{10}}{E3B11}$ $\frac{E_4 \beta_{11}}{C7H3}$
 $\frac{E_6 \alpha_1}{D56}$ $\frac{E_6 \beta_{13}}{D54}$ $\frac{E_7 \alpha_1}{F84}$ $\frac{E_7 \beta_{13}}{F84}$ $\frac{E_8}{G70}$ $\frac{E_9}{G70}$
 $\frac{E_7 \alpha_3}{E3H2}$ $\frac{E_7 \beta_4}{E3H4}$ $\frac{E_3 \beta_{10}}{E3H4}$ $\frac{E_3 \beta_{11}}{E3H5}$ $\frac{14}{14}$ $\frac{14}{14}$

$\frac{E_7 \alpha_1}{1370 E93}$ $\frac{E_7}{170 E93}$ $\frac{F_7}{470 E605}$ $\frac{F_7}{770 100K}$ $\frac{F_7}{70 D69}$ $\frac{F_7}{70 F717}$
 170 E93 170 E93 70 100K 770 100K 70 D69 70 F717
 1170 E91 170 E91 70 F3A1 70 F3A1 F3D12 F7
 1070 E94 170 E94 70 D94 1070 D94 D914 1070 D94
 $\frac{F_3}{1370 E93}$ $\frac{F_3}{170 E93}$ $\frac{F_3}{100K}$ $\frac{F_3}{100K}$ $\frac{F_3}{100K}$ $\frac{F_3}{100K}$
 70 F3S 70 F3S E913 E913 D97BSH 1070 100K
 70 D94 70 D94 E401 E401 D97BSH 1070 100K
 670 100K 70 D94 E405 E405 1170 D7B9 1170 100K
 670 100K 970 E7B9 100K 100K D5EH D5EH
 670 100K 670 100K E97 E97 770 100K 770 100K
 670 100K 670 100K 100K 100K E2B11 E2B11
 670 100K 670 100K 100K 100K D3A5 D3A5
 670 100K 670 100K 100K 100K D814 D814

$\frac{E_9}{370 P10,24}$ $\frac{E_9}{1070 A3C8}$ $\frac{E_9}{1070 A3A2}$ $\frac{E_9}{1570 P10,32}$
 $\frac{F_4}{470 B5D9}$ $\frac{F_4}{970 100K}$ $\frac{F_4}{970 100K}$ $\frac{F_4}{970 100K}$
 $\frac{F_4}{570 100K}$ $\frac{F_4}{D84}$ $\frac{F_4}{D84}$ $\frac{F_4}{D84}$
 $\frac{F_4}{670 C3B5}$ $\frac{F_4}{100K}$ $\frac{F_4}{100K}$ $\frac{F_4}{100K}$
 $\frac{F_4}{770 100K}$ $\frac{F_4}{D913}$ $\frac{F_4}{D913}$ $\frac{F_4}{D913}$
 $\frac{F_4}{1170 D7B9}$ $\frac{F_4}{1170 D7B9}$ $\frac{F_4}{1170 D7B9}$ $\frac{F_4}{1170 D7B9}$
 $\frac{F_4}{D813}$ $\frac{F_4}{770 100K}$ $\frac{F_4}{770 100K}$ $\frac{F_4}{770 100K}$
 $\frac{F_4}{E2B11}$ $\frac{F_4}{E2B11}$ $\frac{F_4}{E2B11}$ $\frac{F_4}{E2B11}$
 $\frac{F_4}{D3A5}$ $\frac{F_4}{D3A5}$ $\frac{F_4}{D3A5}$ $\frac{F_4}{D3A5}$
 $\frac{F_4}{C3C8}$ $\frac{F_4}{D814}$ $\frac{F_4}{D814}$ $\frac{F_4}{D814}$

DO COPY

BEST AVAILABLE COPY

DB# 3255515
B1M2
B2C12 B1B4
B2B3 B1C6
B1A3 B1E12
B3D12 C7B4

<u>C 8 A 2</u>	<u>C 9 B 4</u>	<u>C 8 C 6</u>	<u>C 9 D 10</u>	<u>C 8 E 12</u>	<u>C 8 F 15</u>
C 6 B 1	B 6 B 5	B 2 B 5	D 1 A 2	A 1 B 11	F 8 9
C 5 1 5				D 7 B 11	D 5 9
D 5 F 4				D 7 B 3	
D 2 A 3				E 7 B 11	
A 2 A 9				E 7 B 3	
D 3 F 3				D 6 B 11	
D 3 E 11				D 6 B 3	

β_5	$\beta_5 \alpha_2$	$\beta_5 \alpha_4$	$\beta_5 c_6$	$\beta_5 \rho_{10}$	$\beta_5 \epsilon_{12}$	$\beta_5 \epsilon^{15}$
$c_1 c_9$	$c_6 c_9$	$c_3 \theta_4$	$c_6 D_3$	$E_2 \theta_9, 10$	$E_2 A_3$	$C_6 A_3$
c_7			$c_4 \theta_3$			$C_3 A_2$
						$A_5 A_3$
						$D_2 \theta_1$
						$B_2 B_1$

A 6 #15
4 OF 4

B-32

SCHMATIC NO. 3235517

<u>A5A2</u> P1010, 24!	<u>A5B4</u> P6A3 P6B11 P1010, 6.	<u>A5C6</u> B6A4 <u>A5D8</u> B4C10 B4D4 B4C9	<u>A5E12</u> <u>A5F15</u> A7B5				
<u>A7A3</u> A5A3 [P1010, 5]	<u>A7C10</u> A5B5 [P1010, 7]	<u>A7D11</u> P6A4	<u>B4B4</u> B6B10 B6C10 B6D11 E6A3				
<u>B6A2</u> B7C12	<u>B7A9</u> P1010, 45! A5F14	<u>B7B6</u> E7B6 A5F14	<u>B7C10</u> D6B10 B7B4 B4A3 B4B3 B4D11 D4B10				
<u>C4C10</u> B7C13	<u>C5B2</u> F420	<u>C5B4</u> C4D13 F717	<u>C5D6</u> C5A3 C7D11 B5B1	<u>C5F15</u> F718 [P1010, 9]	<u>C6A1</u> C9B6 F73	<u>C6B13</u> C9B13	
<u>C7A3</u> C9F5	<u>C7B4</u> C7C9	<u>C7C10</u> C6B11 C5A3	<u>C7D11</u> C5A3 C9A1 E6B11	<u>C8A2</u> C9B4 [P1010, 9]	<u>C9C6</u> C7A1 C9B5 B5B11	<u>C8D10</u> E7B5 C7D13 [P1010, 8]	<u>C8E12</u>
<u>C8F15</u> C9F5							

B-33 BEST AVAILABLE COPY

A6 A17
10F2

C9A3 C9B4 C9C10 C9D11 D4E2 D4F13
D9C10 D9C10 E9C10 C9A2 P10D26 P4D12

D5 D6A1 D6B13 D7A1 D7B13 D8
970 F719 B7A1 F421 F721 F71 670 C7B6
1270 F720 P10D23 P10D23 70D7B2 570 C9P13
170 C4D12

1370 C7B2
1270 D7B3
1470 D7B4
170 D7B5

E6B1 E6B13 E7A9 E7B6 E7C10

P10D9 P10D9 F43 C5D9

E8 F4 F5
770 E7C11 1170 C5C7 1170 B7B5 || 100X
570 E7C12 1070 A7B11 || 100X
470 E7C13 1070 D54 1070 A7B6 || 100X
70 C4B6 70 C5F14 970 A7C9 || 100X
670 D7B9 70 100X 770 C8E0 || 100X
1270 D7B10 970 D57 670 C8F14 || 100X
1470 D7B11 70 100X 570 C9C9 || 100X
170 D7B12 970 D513 || 100X 470 C6B5 || 100X
570 B5A7 || 100X
470 D514 || 100X

SCHMATIC NO. 3235518

<u>B2A</u>	<u>B2B</u>	<u>B3A2</u>	<u>B3B13</u>	<u>B4A2</u>	<u>B4B</u>
470 F3B2 370 F3B2	1270 F3B3 E3A2	F4C9	C3C9	170 B3B1 B3B1	170 B3B5 B3B4
				E6A8	E6A8
				270 A5C1 B7C8	170 A5B5 B7C9
<u>B2A1</u>	<u>B2B6</u>	<u>B3A10</u>	<u>B6A1</u>	<u>B7B4</u>	<u>B7B11</u>
D5A3 D3A3	A4B3 A7B4	E4B11 E7B5	D6C11 D7B5	D7C8	B6B11
<u>B2A1</u>	<u>B2B3</u>	<u>B3B4</u>	<u>B3C10</u>	<u>B3D</u>	<u>B5B4</u>
A4B11 E3A1 370 F3B11	1270 F3B5 1170 F3B2 E2013	H2B9 H2B1 E2B5	H2B1 H2B1 E2B5	H2B9 H2B1 H5B2	E4B11 E4B5 H5B2
<u>B2A2</u>	<u>B2B2</u>	<u>B3B2</u>	<u>B3C10</u>	<u>B3D</u>	<u>B5B4</u>
C4C13 C5B13	C4B10 C5B13	E9A1 H7B6	E9A1 H7B6	07A1 07B1	C8B5
<u>B4A</u>	<u>B4B13</u>	<u>B3A2</u>	<u>B6A2</u>	<u>B6B12</u>	<u>B7B4</u>
170 C3D13 13D13 13B6	B3C9 C3D12	E6A1 E6B3	E9A1 D6B5	07A1 C2B5	C4B11 D3B5
<u>B2C10</u>	<u>B2D11</u>	<u>C5B14</u>	<u>C6A14</u>	<u>C4B12</u>	<u>C4B12</u>
B4F8 B4F6	C2E11 D7C11	D2B3 C5B3	A1F14 C7	D4B13 D4B13	A6A18
<u>B2C10</u>	<u>B2D11</u>	<u>C5B14</u>	<u>C6B6</u>	<u>C6C10</u>	<u>C5B12</u>
F4F7 A6A5 C5C13 D6F9	1270 F3B2 1170 F3B5 1170 F3B3,4 570 F3B5	570 F3B9 470 F3B11,11	570 F3B9 470 F3B11,11	D4B13 D2A4	C5B4
<u>B2C10</u>	<u>B2D11</u>	<u>C5B14</u>	<u>C6B6</u>	<u>C6C10</u>	<u>C5B12</u>
F4F7 A6A5 C5C13 D6F9	1270 F3B2 1170 F3B5 1170 F3B3,4 570 F3B5	570 F3B9 470 F3B11,11	570 F3B9 470 F3B11,11	D4B13 D2A4	C5B4
<u>B2C10</u>	<u>B2D11</u>	<u>C5B14</u>	<u>C6B6</u>	<u>C6C10</u>	<u>C5B12</u>
F4F7 A6A5 C5C13 D6F9	1270 F3B2 1170 F3B5 1170 F3B3,4 570 F3B5	570 F3B9 470 F3B11,11	570 F3B9 470 F3B11,11	D4B13 D2A4	C5B4

B-35

BEST AVAILABLE COPY

BEST AVAILABLE COPY

B-36

<u>C9 A1</u>	<u>C9 B12</u>	<u>D2 A2</u>	<u>D2 B2</u>	<u>D3 A1</u>	<u>D3 B13</u>
B7 D12	D4 C8	D4 B6	1370 C5 B10	D3 B9	E2 A2
C9 A4	C9 A4				E2 B6
B7 D13					E2 C9
			1270 C3 C9		E2 D12
D4 A3	D4 B4	D4 C10	D4 D11	D6 D1	D7 D9
B3 D4	C6 C13	C9 B9	8	D5 C7	D7 D3
				D9 F14	D4 D11
D7 C15	D9 A	D9 B13	D9 A2	B2 B14	
H1 D3	170 D4 B10	D8 A5	A7 A2	B2 B16	1370 D4 B2
				H2 D14	
	270 24			H2 D14	15
				H2 D6	1270 A5 B1
				P3 D10	
D2 A3	E1 B4	E2 C10	E2 D11	E3 A3	E4 C13
C3 A1	C3 A2	C3 B5	C3 B6	C2 A3	D6 A2
				D4 C9	E4 B5
E2 B	E6 A9	E6 B6	E6 C10	E7 A3	E7 D11
1370 D14 B5	F6 H3	F6 D11	F6 A6	D4 B3	C6 C11
1270 D4 B6				C6 C11	D9 B11
					D5 B10
F4 C10	F4 D11			F3 B13	F4 B4
E5 B5	H1 E11			C2 C7	G5 B9
				D5 E11	F4 A2
G6 C6 B3	E9 A9	G6 C6	E9 B6	F5 A1	F4 C8
1370 C6 B4	E9 C13	D6 B11	D6 B11	F5 B12	G5 B4
1270 C6 B5				F4 D12	
				F6 B12	
				E9 B5	
F4 C10	F4 D11				
E5 B5	H1 E11				

A6 A18

2 OF 4

67A3 E2B3 F3A10 G4A9 G4C10 G5B11 G5B13
 G7B11 C9A3 B5A4 E4A2 E9C11 E9C12
 E5B14
 H1C7

66A3 G6B4 G6C10 G7B2 G7B12
 B5A3 H1A3 F5A5 G6A2 G6B5
 B6A3

~~D1A2~~
 248~~E165~~
 20K1130PF
D1B4
C4C11
B6A4
A6A3
D1C6
F5B11
G5A2
D1E12
E9B8
G5P12
G5A5
D1F15

C2D2
D4D12
E4E10
F6C13
C2B4
D2B11
E2C6
D2F15
(13)
D2B10

C2E12
F4B1
D5D3
B5C12
C2F12
D6B11
E5E12
Z0
C2G15

D5D2
C4A3
C4B11
D5D4
D6A3
A7A1
D5C6
D5D10
(14)
D5E12
E7C8
D5F15
E9D3

B-38

A6A16
40F4

SCHEMATIC NO. 3235519

* Two F 8
Schematic 68

B 3 B 3 C 11 B 4 A 3 B 4 B 4
A 4 B 4 C 4 B 11 D 4 C 10 A 4 D 11 B 5 B
G 7 B 3 C 12 F 8 D 4 B 11 D 4 B 11 B 5 B 3
H 7 B 3 C 13 F 8 D 7 B 5 H 7 B 5 H 7 B 5

D 5 B 4 B 6 H 11 B 6 B E 5 1 B 7 B 4 A 7 B 11
F 8 1 ~~F 8~~ H 7 B 5 H 7 B 5 H 7 B 5 P 1 A 10, 11 P 1 A 10, 49
A 5 B 2 B 3 B 6 B 3 C 10 C 4 B 3 B 4 B 4 B 4 C 9
B 3 B 2 C 4 B 11 C 3 B 9 D 4 B 3 D 4 B 4 C 5 B 12
D 5 B 2 C 4 B 11 C 3 B 9 D 4 B 3 D 4 B 4 D 6 B 10

B 3 A 2 B 3 B 6 B 4 B 3 C 4 B 3 B 4 C 9 B 4 D 11
A 3 A 2 C 4 B 10 A 4 B 2 P 1 A 10, 10 B 6 B 11
B 5 B 2 B 5 B 4 B 5 C 6 B 5 E 12 B 5 F 15 B 6 B 13
A 4 C 8 B 3 B 5 B 3 B 1 A 4 B 2 P 1 A 10, 10 B 4 B 6
A 4 B 1 A 6 B 4 C 2 D 13 D 3 D 12 C 3 A 1 A 4 C 9
C 6 B 2 P 1 A 10, 18 C 6 B 8 E 7 A 9 C 3 B 13 C 4 A 1

B 2 A 3 B 2 B 4 B 2 C 10 C 2 A 1 C 2 B 15 C 2 A 3 E 7 A 9
A 4 D 13 P 1 A 10, 26 P 3 B 5 C 2 D 13 D 3 D 12 C 3 A 1 C 2 B 4
A 4 B 1 A 6 B 2 P 1 A 10, 18 P 1 A 10, 19 P 1 A 10, 19 F 7 19
C 7 C 10 C 5 A 2 C 5 B 15 C 6 B 9 C 6 C 10 C 2 A 3 A 5 7 D 6 A 4
E 5 7 B 6 N 1 C 8 N 1 C 8 C 4 A 3 F 5 B 5 F 5 A 3 A 5 7 D 6 A 4
E 7 B 12 N 1 D 12 N 1 D 12 N 1 D 12 F 5 C 9 F 5 C 9 F 5 C 9 D 6 A 4
H 7 C 6 A 1 N 1 D 14 N 1 D 14 N 1 D 14 F 5 C 9 F 5 C 9 F 5 C 9 D 6 A 4

E 5 2 C 7 D 11 C 7 D 6 C 7 C 9 C 7 C 9 C 7 C 9 C 7 C 9
B 4 D 12
10 F 3 10 F 3

* 110 NUMBER

$\frac{CgB4}{A10/21}$ $\frac{CgB4}{D5B5}$ $\frac{CgC6}{D12}$ $\frac{CgD10}{Bx8}$ $\frac{CgE12}{(P1010, 47)}$

C3A6
C6B3
C5A7
A5A6

$\frac{D3A3}{E4A2}$ $\frac{D3B11}{E4A3}$ $\frac{D3B4}{P1010, 3}$ $\frac{D4A}{270 P3A2}$ $\frac{D4B}{1370 P4C9}$ $\frac{D5A3}{C2A3}$ $\frac{D5B4}{F718}$

$\frac{D5C10}{15B14}$ $\frac{D5D11}{C4B3}$ $\frac{D5D11}{F717}$ $\frac{170 P3B13}{C5B5}$ $\frac{P1010, 15}{P1010, 15}$ $\frac{P2C10}{1270 P5D13}$ $\frac{P2D11}{C95}$ $\frac{P2D11}{D7C9}$

$\frac{D6A2}{570 P7D13}$ $\frac{D6B12}{470 11A2}$ $\frac{D6B12}{P1010, 4}$ $\frac{D7A3}{E95}$ $\frac{D7B4}{D95}$ $\frac{D7B2}{C7D13}$ $\frac{D8B7}{D8B7}$

$\frac{E9}{270 A7C9}$ $\frac{E4A1}{1070 C5D13}$ $\frac{E4A1}{P1010, 43}$ $\frac{*E4B13}{B5F14}$ $\frac{E5}{570 F720}$ $\frac{E5}{270 C5B3}$

$\frac{170 C5C11}{C5C11}$ $\frac{170 C5C11}{P1010, 8}$ $\frac{170 C5C11}{P1010, 33}$ $\frac{670 F721}{970 F71}$ $\frac{1070 C7B5}{D6B11}$ $\frac{1070 C7B5}{\overline{Q70 P1010, 25}}$

$\frac{170 C5C11}{C5C11}$

$\frac{170 C5C11}{170 C5C11}$

$\frac{170 C5C11}{1570 C5C10}$

$\frac{170 C5C11}{170 C5C11}$

$\frac{170 C5C11}{170 C5C11}$

$\frac{170 C3A3}{P4P13}$
 $\frac{170 C3A3}{P6A3}$

A6A19
2 OF 3

BEST AVAILABLE COPY

A 6 A 19.
3013

way #

F4	F7	F7	*F87
970 F5E11	1170 100K F813, E94, D94, C94		
1270 F5F14	1070 100K F812, E97, D97, C97		
	970 100K F811, E913, D913, C913		
	870 100K *F83, E714, D714, C714		
	770 100K *F81, D7A1		
	670 100K F8n, D7B5		
	570 100K *F84, D7C8		
	47, 100K C7A1, D8B6	OSC	
F87	F5B2	F5C6	F5D10
A7B6 C7A2	D4B10	F5D9 5K series 5K series [200K 500P series FSC7]	F4, 510PF (series 200K) 1161K F5D9C F5C7
E7C10			F5E12 F10D20
D6B10			F5F15 D8B9 D5B9 C3B11 A31 (P1A10, 29)
C5B12			F41

B-41/B-42

SCHEMATIC NO. 3235520

* CA UPDATE

A2 A B2 B4 B3 A1 B3A3
170 B2B0 B4 B5 B5 D9 B4 C10 B3D11
B3B11 B3 B11 B6 D10 B5A3 B3A2
B3B2 B3 B4 B7 B14 E4A3 E4A1
270 F3A5 B2 A3

B2 A1 A2 B4 B2 C10 A2 D11 B2 A
F4 1 D2B12 P1B13 C7 B11 S70 B6D12 170 B3B5 B2 B
B6 B3 F3 B12 B6 D13 470 B6D13 B2 D10 1270 B3A4 B5F15
F3 B9 B5 C7 B6 D11 E7 F14 B2 D11 A3B9 C6 D12
B6 B3 B6 D12 B6 D11 E7 F14 B2 D11 A3B9 B3 C8

B3 B4 B3 C10 B4 A2 B4 B6
45 C1 B11 B3 C9 A7 C9

B6 B3 B6 B4 B6 C10 B6 D11 B5 B2 B5 B4 B5 C6
F3 B9 B5 C7 F3 B12 E7 F14 F2 D13 F4 A4 C4 A/B
B6 B3 B6 D12 B6 D11 E7 F14 D7 A3 B3 B11 D6 E12
C1B10 B7 B4 B7 C10 B7 D11 A7 C8 G4 B11 C1B12
B7 B3 C7 B10 651 F3 A3 B6 C8 170 C2C8 C2C9
*E7C8 C2A3 C2 B4 C2 C10 C6 C8 270 C6B11 G6B9
P1 B14 P4 B3 C4 B6 D3 B12 C1 B12 C1 B12
P1 B14 P4 B3 C4 B6 D3 B12 C1 B12 C1 B12

C3 B11 D5 F14 C4 B2 C3 B3 170 C5B9 1370 C5B9
A2 B13 H3 B14 B6 B1 B6 C9 270 B6B3 1270 C6B6
H3 B14

A6 A20

10F3

B-43 BEST AVAILABLE COPY

CA UPDATE

<u>D6 B3</u>	<u>C6 C2</u>	<u>C6 D1</u>	<u>C6 B2</u>	<u>C7 B1</u>	<u>C7 B13</u>	<u>C8 B4</u>	<u>C8 B12</u>
<u>C9 B2</u>	<u>C9 C6</u>	<u>C9 D10</u>	<u>C9 B15</u>	<u>C9 E12</u>	<u>C9 E12</u>	<u>C9 F15</u>	<u>D9 C12</u>
<u>B7 B4</u>	<u>B7 B5</u>	<u>B7 C9</u>	<u>B7 C9</u>	<u>B9 C7</u>	<u>B9 C7</u>	<u>C4 B8 L</u>	<u>D1 B12</u>
<u>D1 B1</u>	<u>B7 B5</u>	<u>C8 B6</u>	<u>C8 B6</u>	<u>E8 B1</u>	<u>E8 B1</u>	<u>C4 B10 L</u>	<u>C2 B6</u>
<u>F7 F7</u>	<u>D3 D3</u>	<u>C3 B10</u>	<u>C3 B10</u>	<u>E8 B9</u>	<u>E8 B9</u>	<u>C1 B6 L</u>	
<u>D3 D3</u>	<u>B1 B1</u>	<u>C5 B13</u>	<u>C5 B13</u>	<u>C1 A3 L</u>	<u>C1 A3 L</u>	<u>B1 A6</u>	
<u>B1 B1</u>	<u>A2 B12</u>	<u>A2 B12</u>	<u>A2 B12</u>	<u>A2 B12</u>	<u>A2 B12</u>	<u>A2 B12</u>	
<u>D2 B1</u>	<u>D2 B13</u>	<u>D3 B1</u>	<u>D3 B11</u>	<u>D3 B13</u>	<u>D4 A9</u>	<u>D4 A6</u>	<u>D5 B2</u>
<u>C2 B1</u>	<u>C2 B1</u>	<u>D5 E11</u>	<u>D5 E11</u>	<u>D3 B5</u>	<u>B2 A6</u>	<u>C3 A2</u>	<u>C6 C9</u>
<u>D5 B4</u>	<u>D5 C6</u>	<u>D5 D10</u>	<u>D5 D10</u>	<u>D5 E12</u>	<u>D5 E15</u>	<u>D6 B1</u>	<u>D7 B</u>
<u>H4 C13</u>	<u>D1 B11</u>	<u>D3 A2</u>	<u>C4 B10</u>	<u>C4 B10</u>	<u>F7 19</u>	<u>C8 A7</u>	<u>170 E2 C9</u>
<u>H4 C13</u>	<u>F3 A2</u>	<u>C6 B1</u>	<u>C6 B1</u>	<u>F3 A4</u>	<u>A7 D13</u>	<u>D4 C13</u>	<u>270 B511</u>
<u>D2 B3</u>	<u>D3 B13</u>	<u>D2 A9</u>	<u>D9 A6</u>	<u>D9 B10</u>	<u>E2 B2</u>	<u>E2 B4</u>	<u>E2 C10</u>
<u>H7 C8</u>	<u>F3 A2</u>	<u>C6 B1</u>	<u>C6 B1</u>	<u>A7 D13</u>	<u>D4 C13</u>	<u>*E2 B4</u>	<u>D2 A4</u>
<u>E2 D11</u>	<u>E3 H3</u>	<u>E3 B4</u>	<u>E3 C10</u>	<u>E4 B13</u>	<u>E5 B3</u>	<u>E5 B4</u>	<u>E5 D11</u>
<u>C1 H4</u>	<u>E3 D13</u>	<u>D3 B10</u>	<u>D3 B11</u>	<u>D4 B4</u>	<u>E4 B11</u>	<u>D5 C7</u>	<u>B4 B2</u>
<u>E9 B4</u>	<u>E1 B</u>	<u>E1 B</u>	<u>E1 B</u>	<u>E1 B4</u>	<u>E9 C6</u>	<u>E9 D10</u>	<u>C2 B5</u>
<u>E9 B9</u>	<u>1170 B10</u>	<u>1170 B12</u>	<u>1170 B12</u>	<u>E3 C9</u>	<u>D3 B9</u>	<u>E5 B5</u>	<u>E9 E12</u>
<u>E3 D1</u>	<u>E3 B13</u>	<u>E3 B13</u>	<u>E3 B13</u>	<u>A7 B5</u>	<u>A7 B5</u>	<u>E5 B1</u>	<u>E9 E15</u>
<u>F4 H4</u>	<u>D6 B4</u>	<u>C7 C6</u>	<u>C7 C6</u>	<u>F4 B1</u>	<u>F4 B1</u>	<u>A6 B5</u>	<u>D2 A5</u>
<u>F4 H4</u>	<u>F4 H4</u>	<u>F4 H4</u>	<u>F4 H4</u>	<u>F4 H7</u>	<u>F4 H7</u>	<u>Gron</u>	<u>A6 A20</u>
							<u>2 OF 3</u>

BEST AVAILABLE COPY

F7

1	T ₀ 100K,	E4A6,
6	T ₀ 100K,	E5B6
7	T ₀ 100K,	E5A2
8	T ₀ 100K,	E5D3
7	T ₀ 100K,	C5J3
6	T ₀ 100K,	C5J3
5	T ₀ 100K,	G5J2
4	T ₀ 100K,	C5J4

F8

5	T ₀ F720	F720
6	T ₀ F721	F721
9	T ₀ F721	F721
11	T ₀ F722	F722
12	T ₀ F723	F723

G4A7A

1	T ₀ 36K	P74G4A4
7	T ₀ 37K	P74G4A4
10	T ₀ 37K	P74G4A4

G4B13

1	T ₀ 36K	P74G4A4
7	T ₀ 37K	P74G4A4
10	T ₀ 37K	P74G4A4

2 T0 G4A5

* E7C10

E7B5

E7B4

E7A3

E7A2

E4B11

E4B12

E4B13

E3D11

E3D12

A6D11

A6D12

A6B11

A6B12

B5E11

B5E12

B4A8

C3A4

C4H3


B-45/B-46

A6 A20

3 OF 3

SCHEMATIC NO. 3235521

C7/0669/002



B-47

BEST AVAILABLE COPY

A6 A21

1 OF 4

Mon Aug 2

* CA 038/002

** CA 147/001

<u>C 5 A</u>	<u>C 3 B 14</u>	<u>C 6 A 2</u>	<u>C 6 B 13</u>	<u>C 7 A 3</u>	<u>E 4 C 8</u>	<u>D 6 C 13</u>	<u>D 6 C 11</u>	<u>D 6 C 12</u>	<u>F 5 B 5</u>	<u>F 5 B 5</u>	<u>C 7 D 13</u>	<u>C 8 A 6</u>	<u>C 7 D 11</u>
170 E 4 C 9	C 4 A 3	D 6 C 13	E 4 C 8	D 6 C 11	D 6 C 12	F 5 B 5	F 5 B 5	F 5 B 5	F 5 B 5	F 5 B 5	C 7 D 13	C 8 A 6	C 7 D 11
270 C 6 B 11													
<u>C 9 A</u>	<u>C 9 B</u>	<u>C 9 B 2</u>	<u>C 9 B 4</u>	<u>C 9 C 6</u>	<u>C 9 D 10</u>	<u>C 9 D 10</u>	<u>C 9 E 12</u>	<u>C 9 F 15</u>					
170 E 1 B 6	15 10 E 10 3	E 110 1	E 7 A 1	E 7 A 5	E 7 A 5	A 2 A 3	A 2 A 3	A 2 A 3	A 2 A 3	A 2 A 3	A 2 A 3	A 2 A 3	A 2 A 3
270 E 4 H 2	14 70 B 1 H 10	B 1 H 10	P 7 A 3	P 7 A 3	P 7 A 3	B 1 H 10							
<u>D</u>	<u>D 4 B 2</u>	<u>D 5 B 6</u>	<u>D 5 C 10</u>	<u>D 6 A 2</u>	<u>D 6 B 6</u>	<u>D 6 C 10</u>	<u>D 7 A</u>	<u>D 7 B</u>	<u>D 7 C 10</u>	<u>D 7 C 10</u>	<u>D 7 D 11</u>	<u>D 7 D 11</u>	<u>D 7 D 11</u>
A 4 A 2	C 5 B 12	D 5 B 6	D 5 B 6	E 7 A 4	E 6 B 9	B 5 B 5	170 D 1 B 9						
C 4 A 4	C 4 A 4	C 4 A 4	C 4 A 4	C 9 B 12	C 9 B 12	B 6 A 3	270 D 7 B 10						
D 3 A 1	D 9 B 13	D 9 A 9	D 9 B 6	D 9 C 13	C 9 C 7	D 8 B 12							
D 7 C 12	G 4 C 12	D 9 C 11	D 9 C 11	D 9 C 13	C 9 C 7	G 4 B 5	G 4 B 5	G 4 B 5	G 4 B 5	G 4 B 5	G 4 B 5	G 4 B 5	G 4 B 5
170 H 10 12	E 6 B 10	E 5 B 19	F 7 B 10	H 6 B 3	E 7 A 3	E 7 B 4	E 7 B 4	E 7 B 4	E 7 B 4	E 7 B 4	E 7 B 4	E 7 B 4	E 7 B 4
270 H 6 B 5						F 9 B 13							
<u>E 9 A</u>	<u>E 9 B 13</u>	<u>E 6 A 1</u>	<u>E 6 B 13</u>	<u>E 6 B 13</u>	<u>E 7 A 3</u>	<u>E 7 B 4</u>	<u>E 7 C 10</u>	<u>E 7 D 11</u>	<u>E 7 C 10</u>	<u>E 7 D 11</u>	<u>E 7 C 10</u>	<u>E 7 D 11</u>	<u>E 7 D 11</u>
170 E 5 A 3	E 6 B 3	E 7 B 3	E 7 B 3	E 7 B 1	E 7 B 1	F 4 B 3	F 4 B 3	F 4 B 3	F 4 B 3	F 4 B 3	F 4 B 3	F 4 B 3	F 4 B 3
270 E 1 B 11						F 5 B 3	F 5 B 3	F 5 B 3	F 5 B 3	F 5 B 3	F 5 B 3	F 5 B 3	F 5 B 3
<u>D</u>	<u>D 9 B 14</u>	<u>E 9</u>	<u>E 9</u>	<u>E 9</u>	<u>E 9</u>	<u>F 4 B 1</u>							
170 D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3
270 D 1 B 11													
13 R	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3	D 1 H 3
270 D 1 B 11													
12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5	12 10 1 10 5

BO-48

2 OF 4

A 6 A 21

** CA/066/002 * CA 038/002

Fib A E6B13 E7B2 E7B
C5A4 D6B3 1370 E6A5
C6E10 E8E110 1270 B4C8
06B4
F7B5
C7D12

ⁿ
G4C11 G4B6 G4C10 G7C12 G7D4
48 C4B3 B6B11 42

** C8 3

B-49

A6A21
3 of 4

BEST AVAILABLE COPY

* CA/038/002

<u>B7A2</u>	<u>B7B12</u>	<u>C6B14</u>	<u>B6B12</u>	<u>B4B12</u>	<u>B5E12</u>
C6B11	C6B11	C7A3	A4B10	B7A4	C7B5
C9110	C9110			C9B12	
A2B16	A2B16				
H1B11	H1B11				
<u>D52</u>	<u>G</u>				
<u>15H7B2</u>					

052
154712
D41

B 7 C 10 B 4 A 3 B 5 F 15
B 6 B 11 B 5 E 11 A 4 B 12
E 4 B 10

11-1814
B7811

B-50

$\sigma B / \mu S$	$\delta F V$	$* CA / 038\%$
<u>$B_2 B_{12}$</u>	<u>$C_6 B_{11}$</u>	<u>$C_6 B^{14}$</u>
$\frac{B_2 B_{12}}{2.0 \cdot 1.2}$	$C_6 B_{11}$	$\frac{C_6 B^{14}}{0.7 A 3}$
μ_2	$C_6 B_{11}$	
$D S_2$	$A_2 B_{11}$	
$1.5 H 7 B_2$	$\mu_1 B_{11}$	

B5F15
A4B12

E 3
11 To B4D12
9 To B4D13

<u>D 3 D 11</u>	<u>D 4 B 4</u>	<u>D 4 C 10</u>
<u>D 5 7</u>	<u>D 5 C 10</u>	<u>D 5 11</u>
<u>C b 4</u>		<u>D 3 2</u>

CA	38/002	060/002
D3B4	D3C10	G5
D3E9	D3F2	S78
C8	D4F3	D3A2
D6A1	D6A8	670 D3E5
		D6A2

CA 066/002

D4D11
A4B12

A6 A21

4 OF 4

SCHEMATIC NO. 3235522

B-5

BEST AVAILABLE COPY

E7 B9 C9 B6 C9 C10 D1 B1
E7 F14 C7 P13 C6 B8 D1 A4 D2 B3 D2 C4 D2 C10
B4 B8
B5 F14

D2 P11 P2 A2 P2 B4
C3 B4 F3 B10

D4 C10 D6 A1 V6 B13 P2 A1 P2 B13 D8 D9 B
F3 B10 G7 A5 C4 B6 33 E9 E11 1470 D7B9 1570 C9G1
D5 E4
O7 A4

E4 A3 E3 B11 E4 A2 E4 B6 E4 C10
E3 B11 D3 P5 F3 B11 D6 B10 F5 A2 E5 B15
D3 P6 D3 P5 F3 B11 C5 B12 F5 B13 E4 D5

E6 B E6 A1 E2 B2 E2 B E8 D E8 B
B5 G7 B3 I70 F6 A10 E6 B4 B70 E7A3 470 D2 B3 1270 D2 B6
E7 P3 7 E7 P11 D2 P12 1070 F4 D12 270 F4 D13
H6 F7C6 270 D1 P3 E7 P3 12 170 P7B5 E3 B
B7 C13
E7 D5
P7 P1

E4 A3 E4 B4 E4 D11 F5 E6 B1 E6 B13
E4 P1 E9 B1 E9 B15 E4 C13 1470 F6 A2 E9 C7.
E6 D15 F6 P12

A6 A22
2 OF 4

E2C10
F7D13

E2C11

F7A3

E2B4

F7B2

E2C10

F7D13

G5B13
H4H4

G7A1
F7B6
27

B-53

A6A22

3 OF 4

BEST AVAILABLE COPY

B5D2 B5B4 B5C6 B5D10 B5E12 B5E15
E4 C11 D6 B11 B3 B6 A4 B10 C9 B4 C4 D13
C5 B13 B4 D3 C4 C8

C8A2 C8B4 C8C6 C8D10 C8E12 C8F16
D7 B12 C5 B14 D8 B10 F3 A3 B7 B10 A4 A3
F3 B3 D5 B10 A7 B3 E7 A4 C8 A7
C5 B9 B4 B11 D6 A4
C5 A7 F5 B10

E7A2 E7B4 E7C6 E7D10 E7E12 E7F15
D2 A2 C6 B11 C6 A14 A3 B9 C6 B10 A4 B10
~~D5A2~~ ~~D5B4~~ ~~D5C6~~ ~~D5D10~~ ~~D5E12~~ ~~D5F15~~
E7 B11 B3 B1 B6 D12 F4 D12 D4 B3 D4 B10
E6 B11 D9 B13 E4 A2 A3 B10
F4 D6 B3 C9 B3 D12

B-54

A6A22

4 OF 4

SCHEMATIC NO. 3235523

1301 1303 1402 1404 1406 1310 1312 1504 1505
1402 11R 2200H

20

1501 1601 1701 1703 1704 1705 1706 1707
1502 1503 1504 1505 1506 1507

27015012

1502 1602 1702 1703 1704 1705 1706 1707
1501 1503 1504 1505 1506 1507
1502 1503 1504 1505 1506 1507
1501 1502 1503 1504 1505 1506 1507

1601 1602 1603 1604 1605 1606 1607

1701 1702 1703 1704 1705 1706 1707
1701 1702 1703 1704 1705 1706 1707
1701 1702 1703 1704 1705 1706 1707
1701 1702 1703 1704 1705 1706 1707
1701 1702 1703 1704 1705 1706 1707

BEST AVAILABLE COPY

B-55

A6A23
1 of 4

BEST AVAILABLE COPY

<u>D 3 A 1</u>	<u>D 3 B 0</u>	<u>D 4 A 3</u>	<u>D 4 B 4</u>	<u>D 4 C 10</u>	<u>D 4 D 4</u>	<u>D 5 A 3</u>	<u>D 5 B 4</u>
D 3 B 7	39	66 B 4	64 C 8	E 5 A 12	E 7 A 1	D 3 B 12	E 4 H 4
F 6 B 5				E 5 A 4	E 4 B 10		
<u>D 5 C 10</u>	<u>D 5 E 11</u>	<u>D 7 A 1</u>	<u>D 7 B 2</u>	<u>D 7 B 6</u>	<u>D 7 B 1</u>	<u>E 2 A</u>	
D 4 C 11	03 B 10	E 6 B 6	05 B 5			1-C 2 B 15	
03 B 11						2-E 6 C 8	
<u>E 2 B</u>	<u>E 3 A 9</u>	<u>E 3 C 10</u>					
1170 E 3 C 3	B 3 B 10	A 4 A 1					
1170 E 6 B 5	H 6 A 4						
<u>E 4 B 2</u>	<u>E 4 B 13</u>	<u>E 5 A</u>	<u>E 5 B 15</u>	<u>E 6 A 3</u>	<u>E 6 B 4</u>	<u>E 6 C 10</u>	<u>E 6 D 11</u>
E 5 A 3	F 3 D 5	1 to t 4 B 11	E 4 B 9	A 3 A 3	D 5 C 9	E 2 B 8	D 5 B 9
E 5 A 6	D 3 H 5	2 to E 5 B 13					A 5 D 13
D 4 B 5							
<u>E 7 D 1</u>	<u>E 7 A 12</u>	<u>E 9 A 1</u>	<u>E 8 B 13</u>	<u>E 9 B</u>	<u>E 9 B 12</u>	<u>E 3 A 3</u>	<u>E 3 B 4</u>
E 6 B 2	E 6 C 3	A 7 D 3	E 5 A 3	I to P 5 C 8	E 8 B 10	E 7 A 3	C 1 D 9
C 3 A 1	E 6 C 7	H 7 B 5	E 4 A 3	E 9 B 9			
<u>E 3 C 10</u>	<u>E 3 D 11</u>	<u>F 4 A 3</u>	<u>F 4 B 4</u>	<u>F 5</u>	<u>F 5 A 2</u>	<u>F 5 11</u>	<u>F 5 10</u>
D 1 C 12	E 2 B 10	C 1 E 11	D 3 A 4				
<u>F 6 B 11</u>	<u>F 7 A 2</u>	<u>F 7 B</u>					
F 6 B 3	67 B 2	1170 T					
		1270 F 4 B 2					
		1470 F 3 B 1					
		C 3 B 3					
		1570 C 4					
		1370 C 5					

BEST AVAILABLE COPY

6402 64012 66A1 66B13
F4 B6 F7 B3 F6 B10 F7 B10
L; C11 F7 B11

A6A23
3 of 4

C1 A2 C1 B4 C1 C6 C1 D10
F2 A4 F3 C8 F3 D12 G4 A6 G4 B11

E9 A2 E9 B4 E9 C6 E9 D10
D5 B6 D4 D13 D7 D6 F6 F12
B6 B11 B7 B10 B7 B4 G6 B6

B5 A2 B5 B4 E7 D10 B5 E12
C6 B6 B4 B11 G4 A4 C3 B10
C4 B11 B4 B3 B6 C13 B4 B3

B5 C6
B6 A2 C5 B3

D7 A2 D7 B4 D7 C6 D7 D10
E9 B11 E9 B11 A4 A6 H7 H1
E7 A2 E7 B4 E9 C6 C6 C9
E7 A3 F6 B2 F6 D13 B7 B3
G7 B6 F5 D6 F8 D10 E2 B11
C4 B10 E8 B2 E9 H3 E9 E12
D4 C9 E7 B10 D9 H5 D9 F15
G6 A5 E3 B8 F6 B6 B6 B5

B-58

A6 A23

4 OF 4

SCHEMATIC NO. 3235524

<u>B3A3</u>	<u>B3B4</u>	<u>B3C10</u>	<u>B3D11</u>	<u>B4A3</u>	<u>B4C10</u>	<u>B4D11</u>
B3D12	B3C13	B2C11	B2C12	F8Y	E3C8	E3A6
B4B11		B2C9		B3C		B5A7
B3C9						B5B9
B1B6						
<u>B5A4</u>	<u>B5B12</u>	<u>B6A1</u>	<u>B6B13</u>	<u>B7A1</u>	<u>B7B13</u>	<u>B3A2</u>
B6A2	B6A5	B6D12	D2A3	B7D12	B7D13	E71
						B3C12
						C6B10
<u>B3C10</u>	<u>B4A2</u>	<u>B4B12</u>	<u>B6A2</u>	<u>B6B12</u>	<u>B7B3</u>	<u>B2C10</u>
B3D9	B6A4	C4C13	C6A5	E3B5	E7D4	E9B2
B3D9	B7C9	H4B6				B6A4
						*06C10
<u>B7D11</u>	<u>C3A</u>	<u>C3B2</u>	<u>C4A9</u>	<u>C4B6</u>	<u>C5B3</u>	<u>C4C10</u>
C7D11	170B6H6	B3B3	A5E11	B89	C3A4	F82
	C7D12	H6B2	E89			
	H4D7		F89			
	270H4H1					
<u>C5A4</u>	<u>C5B12</u>	<u>C6A1</u>	<u>C6B13</u>	<u>C7A3</u>	<u>C7B4</u>	<u>C7C10</u>
E4D11	B4A5	C6A11	B5C7	E9B13	E9B10	C6A4
	A6A3					E6C2
	B7C8					B6B2
						B3A1

B-59

A6A24

1 OF 4

BEST AVAILABLE COPY

<u>D16</u>	<u>D2A1</u>	<u>D2B13</u>	<u>D3A9</u>	<u>D3B6</u>	<u>D3C10</u>	<u>D49</u>
<u>D5F14</u>	<u>E2H1</u>	<u>C4B5</u>	<u>A4C9</u>	<u>D8D9</u>	<u>C3H3</u>	<u>E4G2</u>
				<u>H6B9</u>		<u>1170 E4D6</u>
						<u>1270 E4C9</u>

<u>D5</u>	<u>D6A3</u>	<u>D6B4</u>	<u>D6C10</u>	<u>D6D11</u>	<u>D2B13</u>	<u>D2B17</u>
<u>D3B3</u>	<u>E61</u>	<u>C6B12</u>	<u>C3A4</u>	<u>D55</u>	<u>B3A3</u>	
<u>F4H7</u>			<u>B6A4</u>			
<u>H70 D3B4</u>			<u>*H7B4</u>			
<u>F419</u>			<u>E9B12</u>			
<u>H70 D3B5</u>						
<u>F420</u>						

<u>D7C10</u>	<u>D7D11</u>	<u>D9B1</u>	<u>D9B</u>	<u>E2A9</u>	<u>E2B6</u>	<u>E2C10</u>	<u>E3B3</u>
<u>C6B7</u>	<u>C4C11</u>	<u>H7B2</u>	<u>H7C4B8</u>	<u>(45)</u>	<u>E9A3</u>	<u>F85</u>	<u>E3B6</u>
			<u>22</u>				

<u>E2B4</u>	<u>E3C6</u>	<u>E3D11</u>	<u>E4B3</u>	<u>E4B4</u>	<u>E4C10</u>	<u>E4D11</u>	<u>E6</u>
<u>C7C8</u>	<u>F85</u>	<u>D12</u>	<u>D3A1</u>	<u>D3B2</u>	<u>D42</u>	<u>D42</u>	<u>970 F41</u>

<u>E7B4</u>	<u>E9</u>	<u>E9B3</u>	<u>E9B4</u>	<u>E9B15</u>	<u>E9B15</u>	<u>E9B15</u>	<u>E9B15</u>
<u>F7B1 F6</u>	<u>H76 F7Y</u>	<u>I70</u>	<u>H7A2</u>	<u>H4C8</u>	<u>C4B2</u>	<u>F95</u>	<u>F95</u>
<u>G7B6</u>	<u>H70 F71</u>	<u>H70</u>	<u>C7C9</u>				<u>1170 F42</u>
<u>H7B6</u>	<u>H70 F12</u>	<u>H70</u>	<u>D2B10</u>	<u>F95</u>			<u>1270 F43</u>
<u>I7B6</u>	<u>H70 F13</u>	<u>H70</u>	<u>H6B10</u>	<u>H6B10</u>			
<u>J7B6</u>	<u>H70 F16</u>	<u>H70</u>	<u>44</u>	<u>3</u>			

<u>E3C10</u>	<u>E3D11</u>	<u>E3E12</u>	<u>E3F13</u>	<u>E3G14</u>	<u>E3H15</u>	<u>E3I16</u>	<u>E3J17</u>
<u>C9F14</u>	<u>F3H2</u>	<u>F3C3</u>	<u>F3B5</u>				

B-60

A6A24

2 OF 4

<u>F 4</u>	<u>F 7</u>	<u>F 8</u>
11 T0 100K F 3 B6	11 T0 100K D5 4	13 T0 F717
10 T0 100K F 3 C 8	C7 B5	12 A F718
9 T0 100K F 3 B 1	10 T0 K0 K B5 7	11 A F719
9 T0 100K F 3 E 2	D9 B6	10 K F720
7 A 100K E 9 A 1	9 T0 100K D5 13	
6 A 100K E 4 B 5	D9 B10	
5 B 100K E 4 C 8	8 T0 100K D5 14	
4 A 100K E 5 A 7	B7 B2	
	5 T0 100K A5 B14	
	6 T0 100K B5 E 6	

<u>B₅A₂</u>	<u>B₅B₄</u>	<u>B₅C₆</u>	<u>B₅D₁₀</u>	<u>B₅E₁₂</u>	<u>B₅F₁₅</u>
D ₆ B ₁₃	C ₅ B ₁₅	D ₂ B ₅	E ₄ D ₁₃	E ₈ E ₁₄	E ₂ C ₁₂
B ₇ B ₅			R ₈ E ₁₄		
			B ₅ B ₁₅		
			C ₇ A ₁		

<u>C₉A₂</u>	<u>C₉B₄</u>	<u>C₉C₆</u>	<u>C₉D₁₀</u>	<u>C₉E₁₂</u>	<u>C₉F₁₅</u>
D ₆ A ₁	C ₆ B ₂	(9)	C ₇ B ₆	B ₃ B ₅	A ₇ B ₅
D ₄ A ₁			E ₂ A ₂		

<u>C₉A₂</u>	<u>C₉B₄</u>	<u>C₉C₆</u>	<u>C₉D₁₀</u>	<u>C₉E₁₂</u>	<u>C₉F₁₅</u>
B ₄ A ₃	B ₄ B ₁₀	B ₆ A ₃	E ₂ C ₁₃	P ₁ I ₁	(20)
C ₃ B ₁₀				B ₅ B ₁₄	
E ₉ A ₇				C ₉ A ₃	
				C ₅ B ₁	
				D ₅ A ₉	
				C ₅ A ₉	

<u>D₉A₂</u>	<u>D₉B₄</u>	<u>D₉C₆</u>	<u>D₉D₁₀</u>	<u>D₉E₁₂</u>	<u>D₉F₁₅</u>
D ₉ A ₄	C ₅ B ₁₄	E ₃ A ₂	C ₇ D ₁₃	A ₆ B ₁₁	E ₈ I ₁
F ₃ D ₁₃			D ₂ B ₁₁		

BEST AVAILABLE COPY

B-62

A 6 A 24

4 OF 4

APPENDIX C
HONEYWELL CD 400 SERIES
INPUT CAPACITANCE STUDY

(Reproduction of Honeywell letter report of
2 December 1976)

2 December 1976

TO: R.L. Matthews
FROM: L.L. Overpeck ..
SUBJECT: CD400 Series CDS Input Capacitance Study

SUMMARY

This study was undertaken to determine the input capacitances for CD4000 series CDS devices used in NEARTIP. Vendor data sheets, MIL-M-38510, and visits to National and Motorola were utilized to compile a listing of input capacitance values. These values, together with device output impedance specifications, were used to compute worst-case pulse rise and fall time values. From this it was found that the gate loading design guideline being used by NUC has a 3:1 safety factor, and there should not be any problems related to capacitive loading of CDS gates in NEARTIP hardware.

DISCUSSION

The study was begun by compiling a list of vendor data obtained from catalog data sheets. There was a wide disparity of values resulting from this study; for example, on the CD4006 a ratio of 5:1 exists in the CLOCK input capacitance values. Therefore, visits were made to National and Motorola CDS facilities in order to obtain actual input capacitance data and to obtain first-hand information on the nature and character of CDS input capacitance.

The data obtained from National and Motorola, plus catalog and MIL-M-38510 data is shown in Table 1. Note that both National and Motorola supplied data for relatively few devices; however, they consider these values typical of a broad spectrum of product. For example the Motorola 4001 and 4012 data is typical of all gate inputs. In addition to actual data both Motorola and National supplied "estimates" of typical input capacitance for the device types. Motorola was more specific in this, although the value for the 4012 does not correlate with actual data given. National supplied a less specific listing, specifying most devices as 4-5.5 pf, and no data for those devices which would tend to run higher.

National furnished the best treatise on the makeup of input capacitance; a discussion by John Jorgensen, CDS Design Manager. Input capacitance is composed of the sum of the capacitances associated with the:

- Package (0.8 to 1.7 pf)
- Input protection diode to VSS (1 to 2 pf)
- Inverter stage (1 to 2 pf)

In addition to the above, there are gate-drain and gate-source capacitances associated with the P and N channel transistors of the input inverter stage. The gain of this stage is 10-20, and this results in a capacitance multiplication factor as the device switches through threshold. Figure 1 illustrates this for a 4601 B (CD4001) device switched from a "0" input to "1" input at $V_{DD} = 15$ V. Integrating under the curve results in $C_i = 3.1 \text{ pf}$ compared to 3.04 pf measured on a steady-state basis. This characteristic becomes even more pronounced at $V_{DD} = 5$ V (see appendix A data sheet).

Both National and Motorola were asked the following questions, with both furnishing essentially the same answers:

1. Is C_i affected by V_{DD} ? Ans. Not significantly.
2. Is C_i affected by temperature? Ans. Not significantly.
3. What is the typical output impedance of the devices? Ans. No one has ever asked about this - consult data sheets for rise/fall times and output voltage vs. current sinking capability.
4. What is the effect of V_{DD} on output impedance? Ans. Referring to output rise and fall times, if these are given at $V_{DD} = 5$ V then use t_r and t_f values divided by 4 to obtain 15 V values. If V_{DD} is given as 10 V, then divide by 1.25.
5. What is the effect of temperature on output impedance? Ans. $+0.3\%/\text{ }^{\circ}\text{C}$. (Represents $+13.8\%$ at $+71\text{ }^{\circ}\text{C}$.)
6. What are the typical clock rise time or pulse input rise times on the devices which have such requirements? Ans. Consult data sheets. Data shown represent at least a 2:1 safety factor, when operating voltage is factored in as shown in question 4.
7. What is your MIL-STD-883 Level B capability? Ans. Answers to this question differed greatly. National has all product available to 283 Level B. Motorola does not have any product available. They have just acquired the necessary test equipment (temp chambers, dynamic test gear, etc.) and plan to have some product available first quarter 1977. Other product will follow throughout 1977.
8. What is the future availability of types not now produced? (Motorola question only; National produces all, if the 4070 can be substituted for the 4030.) Ans. Motorola does not plan to produce the missing devices. (4019, 4029, 4047, and 4048).
9. Do you have any application notes regarding AC operation of CMOS? Ans. Neither had any specific notes or suggestions to offer, referring instead to previously published notes by RCA and Harris, and to magazine articles.

National and Motorola personnel contacts are listed in Appendix A, along with data sheets furnished by each.

Table 2 illustrates the Motorola, National and RCA catalog data maximum transition times of each CMOS type. These are all specified for a 50 pf load and 15 V operation, except as noted. Therefore, an estimate of output impedance can be derived, and thereby a calculation of the maximum allowable capacitance (or gate loads) for a given rise time requirement can be made. Data for the CD4019 and CD 4029 was obtained from Fairchild CMOS data sheets.

Following is a calculation of a worst-case capacitance load:

- Maximum transition time in Table II: 130 nsec (4013, 4027, 4042)
Increase for 71°C: $(71^{\circ}\text{C} - 25^{\circ}\text{C}) \times 0.3\%/\text{^{\circ}\text{C}} = 1.158 \times 130 = 147.94 = 148 \text{ nsec.}$
- Compute number of RC time constants for 10% to 90% pulse amplitude:
10% = .105 RC; 90% = 2.3 RC; therefore, 10% to 90% rise time is 2.2 RC.
- Compute maximum output impedance: $148 \times 10^{-9} = 2.2 \times R \times 50 \times 10^{-2}$
 $R = 1345 \text{ ohms}$
- Maximum rise time allowed on CMOS prints is 3 microseconds; applying a 2:1 safety factor this becomes 1.5 microseconds. Compute the maximum capacitive load the 1345 ohm output impedance can drive without degrading the rise time above 1.5 microseconds:

$$2.2 \times 1345 \times C = 1.5 \times 10^{-6}$$
$$C = 507 \text{ pf}$$

- Maximum gate load in Table I: 20 pf (4049) (Motorola estimates this at 17-19 pf, they are changing their data sheet to specify 20 pf, maximum.) Calculate number of CD4049 inputs a CD4013, 4027 or 4042 could drive:

$$N_g = \frac{507}{20} = 25$$

The next worst case load in Table I is the 12 pf maximum specified by MIL-M-38510. On this basis 42 loads could be driven. For a typical gate input such as the National CD4020, and rounding 4.7 pf to 5 pf, over 100 loads could be driven.

Therefore the 9 loads specified by NUC as a design goal is very conservative, representing at worst a 3:1 safety factor.

Bob

RIO/lsw

TABLE I
CD4000 SERIES CMOS INPUT CAPACITANCE STUDY (CAPACITANCE IN PICOFARADS)

PART TYPE	FAIRCHILD/ CATALOG	HARRIS/ CATALOG	MOTOROLA/ CATALOG	MOTOROLA/ DATA-	MOTOROLA/ ESTIMATE	NATIONAL/ CATALOG	NATIONAL/ DATA	NATIONAL/ ESTIMATE	RCA/ CATALOG	S/ CATALOG	MIL-M- 38510
4001	1.5T, 5M-A	ST	ST, 7.5M	ND	3-5	ST, 7.5M-A	ND	4-5.5	ST-A	ST-A	12H
4002	1.5T, 5M-A	ST	ST, 7.5M	3.1-3.8	5-7	ST-A	ND	4-5.5	ST-A	ST-A	12H
4006	1.5T, 5M-A	NA	ST, 7.5M	ND	3-5	ST DATA	ND	ND	ST	ST	7H
4007	1.5T, 5M-A	ST	ST, 7.5M	ND	6-8	ST-A	ND	4-5.5	ST-A	ST-A	12H
4011	1.5T, 5M-A	ST	ST, 7.5M	ND	6-8	ST, 7.5M-A	2.7-3.1	4-5.5	ST-A	ST-A	12H
4012	1.5T, 5M-A	ST	ST, 7.5M	2.9-3.3	8-9	ST-A	ND	4-5.5	ST-A	ST-A	12H
4013	1.5T, 5M-A	ST	ST, 7.5M	ND	3-5	ST, 7.5M-A	ND	4-5.5	ST-A	ST-A	12H
4015	1.5T, 5M-A	7T-A	ST, 7.5M	ND	3-5	ST	ND	4-5.5	ST	7T-A	12H
4019	1.5T, 5M-A	14T A-B 6T K _a , K _b	NA	NA	NA	5T A-B	ND	5T A-B	5T	5T A-B	12H
4020	1.5T, 5M-A	ST	ST, 7.5M	ND	3-5	12T K _a , K _b	ND	12T K _a , K _b	12T K _a , K _b	12T K _a , K _b	12H
4023	1.5T, 5M-A	ST	ST, 7.5M	ND	7-9	ST-A	ND	4-5.5	ST-A	ST-A	12H
4024	1.5T, 5M-A	ST	ST, 7.5M	ND	3-5	ST, 7.5M-A	ND	4-5.5	ST-A	ST-A	7H
4025	1.5T, 5M-A	ST	ST, 7.5M	ND	4-6	ST-A	ND	4-5.5	ST-A	ST-A	12H
4027	1.5T, 5M-A	ST	ST, 7.5M	ND	3-5	ST, 7.5M-A	ND	4-5.5	ST-A	ST-A	12H
4031	1.5T, 5M-A	ST	ST, 7.5M	NA	NA	ST-A	ND	4-5.5	ST-A	ST-A	12H
4040	1.5T, 5M-A	ST-A	NOTE 5	ND	3-5	ST-A	ND	4-5.5	ST-A	ST-A	NA
4042	1.5T, 5M-A	ST	NOTE 5	ND	3-5	ST, 7.5M-A	ND	4-5.5	ST-A	ST-A	NA
4047	NA	NA	ST, 7.5M	NA	NA	ST, 7.5M-A	ND	4-5.5	ST-A	NA	NA
4C48	NA	NA	NA	NA	NA	ND	ND	4-5.5	ST-A	NA	NA
4049	1.5T, 5M-A	15T-A	10T, 15H	17.3-18.6	17-19	ST-A	ND	4-5.5	15T	10T	12H
4050	1.5T, 5M-A	ST-A	10T, 15H	5.75-7.2	5-7	ST-A	ND	4-5.5	ST	ST	12H
4055	1.5T, 5M-A	ST-A	ST-A	3.4-4.3	3-5	ST-A	ND	ND	ST-A	NA	12H

NOTES:

1. T = TYPICAL VALUE

2. M = MAXIMUM VALUE

3. NA = NOT AVAILABLE FROM THIS MANUFACTURER OR NOT ON QPL (MIL-M-38510)

4. A = ANY INPUT

5. AVAILABLE AS THE MC 14070B

TABLE I
CD4000 SERIES CMOS INPUT CAPACITANCE STUDY (CAPACITANCE IN PICOCFARADS)

PART TYPE	FAIRCHILD/ CATALOG	HARRIS/ CATALOG	MOTOROLA/ CATALOG	MOTOROLA/ DATA	MOTOROLA/ ESTIMATE	NATIONAL/ CATALOG	NATIONAL/ DATA	RCA/ CATALOG	S ³ / CATALOG	MIL-M- 38510
4007	1.4-A	ST	ST, 7.5H	ND	3-5	ST, 7.5H-A	3.0	4-5.5	ND	
	1.5-A	ST	ST, 7.5H	3.1-3.8	5-7	ST-A	ND	4-5.5	ND	
	1.5I, SN-A	NA	ST, 7.5M	ND	3-5	ST DATA	ND	ND	5T DATA	
4017	1.5T, SM-A	ST	ST, 7.5H	ND	6-8	ST-A	ND	4-5.5	30T CLOCK	12H
4011	1.5T, SM-A	ST	ST, 7.5H	ND	6-8	ST, 7.5H-A	2.7-3.1	4-5.5	ST-A	12H
4012	1.5T, 5H-A	ST	ST, 7.5H	2.9-3.3	8-9	ST-A	ND	4-5.5	ST-A	12H
4013	1.5T, 5H-A	ST	ST, 7.5H	ND	3-5	ST, 7.5H-A	ND	4-5.5	5T-A	12H
4016	1.5T, 5H-A	7T-A	ST, 7.5H	ND	3-5	ST	ND	4-5.5	ST	7T-A
4019	1.5T, SM-A	4T A-B	NA	NA	NA	5T A-B	ND	5T A-B	12T K _a , K _b	12H
		6T K _a , K _b							6T K _a , K _b	
4020	1.5T, SM-A	ST	ST, 7.5H	ND	3-5	ST-A	3.6-4.7	4-5.5	ST-A	7H
4023	1.5T, 5H-A	ST	ST, 7.5H	ND	7-9	ST-A	ND	4-5.5	ST-A	12H
4024	1.5T, 5H-A	ST	ST, 7.5H	ND	3-5	ST, 7.5H-A	ND	4-5.5	ST-A	7H
4025	1.5T, 5H-A	ST	ST, 7.5H	ND	4-6	ST-A	ND	4-5.5	ST-A	12H
4027	1.5T, SM-A	ST	ST, 7.5H	ND	3-5	ST, 7.5H-A	ND	4-5.5	ST-A	12H
4029	1.5T, 5H-A	ST	NA	NA	ST-A	ND	4-5.5	ST-A	NA	
4030	1.5T, SM-A	ST	NOTE 5	ND	3-5	ST	ND	4-5.5	ST-A	12H
			ST, 7.5H							
4C40	1.5T, SM-A	ST-A	NOTE 5	ND	3-5	ST-A	ND	4-5.5	ST-A	NA
4C42	1.5T, SM-A	ST	NOTE 5	ND	3-5	ST, 7.5H-A	ND	4-5.5	ST-A	NA
			ST, 7.5H							
4C47	NA	NA	NA	NA	NA	ST, 7.5H-A	ND	4-5.5	ST-A	NA
4C49	NA	NA	NA	NA	NA	ND	ND	4-5.5	ST-A	NA
4C49	1.5T, SM-A	1ST-A	10T, 15M	17.3-18.6	17-19	ST-A	ND	4-5.5	15T	10T
4C50	1.5T, SM-A	ST-A	10T, 15M	5.75-7.2	5-7	ST-A	ND	4-5.5	ST	12H
4C65	1.5T, SM-A	ST-A	3.4-4.3	3-5	ST-A	ND	ND	ST-A	NA	12H

NOTES:

1. T = TYPICAL VALUE
2. H = MAXIMUM VALUE
3. NA = NOT AVAILABLE FROM THIS MANUFACTURER OR NOT ON QPL (MIL-M-38510)
4. A = ANY INPUT
5. AVAILABLE AT THE MC 14C703

K-E 4 X 4 TO THE INCH 40 OZ/53
7 X 12 INCHES
KUEPFEL & CO.

28




TABLE 2

CNOS OUTPUT TRANSITION TIMES
 (TIMES IN NANoseconds, MAXIMUM, AT V_{DD} + 15V, C_L = 50 pF
 HIGH TO LOW AND LOW TO HIGH UNLESS NOTED)

	MOTOROLA	NATIONAL	RCA	REVIEWS
4001	80	80	80	
4002	80		80	
4006	1100 nL 55 nL			2500 nL
4007	60 nL 50 nL			
4011	80	80	80	
4012	80	80	80	
4013	130 nL 90 nL	80	80	
4015	110 nL 55 nL			
4019	110 nL 55 nL			NOTE 4
4020	110 nL 55 nL 80	80		
4023	110 nL 55 nL 80	80		
4024	110 nL 55 nL 80	80		
4025	130 nL 80 nL	80	80	
4027	80 nL	80	80	
4029	110 nL 55 nL	80		NOTE 5
4030	130 nL 80 nL	100	80	NOTE 2
4040			80	
4042			80	
4047			70	NOTE 3
4048	80 nL			60 nL
4049	30 nL			30 nL

TABLE 2 (CON'T)

	MOTOROLA	NATIONAL	RCA	REMARKS
4050	80 LH 30 HL		60 LH 30 HL	
4066	52 LH 58 HL			

NOTES: 1 - "LH" = LOW TO HIGH TRANSITION TIME; "HL" = HIGH TO LOW TRANSITION TIME
 2 - CD4070 TYPE
 3 - 10 V OPERATION, "A" TYPE
 4 - FAIRCHILD DATA 45 NSIC.
 5 - FAIRCHILD DATA 23 NSIC LH; 18 NSIC HL

APPENDIX A

NATIONAL AND MOTOROLA PERSONNEL CONTACTS
AND CMOS DATA SHEETS.

National (Santa Clara, Ca.)

Sharon (Sam) O'Connell - Military/Aerospace Marketing
Manager, 408-737-5380

Bob Bennett - CMOS Product Marketing Manager 408-732-5000

John Jorgensen - CMOS Design Manager, 408-737-5683

Motorola (Austin, Texas)

Rick Goeld - Production Manager, 512-928-2600

Bruce Harting - CMOS Product Marketing Engineer,
512-928-2600 ext. 535

Mike Hadley - CMOS Applications Engineer, 512-928-2600